HIGH-SPEED GaAs 16 multiplied by 16-BIT PARALLEL MULTIPLIER.

被引：0
|
作者：
Nakayama, Yoshiro
Suyama, Katsuhiko
Shimizu, Haruo
机构：
来源：
Fujitsu Scientific and Technical Journal | 1983年 / 19卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
The design, fabrication, and performance of the first high-speed GaAs 16 multiplied by 16-bit parallel multiplier produced using tungsten-silicide self-aligned technology are described. This 3168-gate multiplier circuit has a gate length of 2 mu m, a multiply time of 10. 5 ns, and a power dissipation of 952 mW at a supply voltage of 1. 6 V. The projected performance, assuming a gate length of 1 mu m and inherently faster architecture, is for a multiply time of 4 ns.
引用
收藏
页码：417 / 429
相关论文
共 50 条
  • [21] HIGH-SPEED TWO'S COMPLEMENT MULTIPLIER.
    Dauby, A.
    Esteban, D.
    Lebizay, G.
    IBM Technical Disclosure Bulletin, 1976, 19 (06): : 2102 - 2104
  • [22] 16-BIT BIPOLAR MU-P AIMS AT HIGH-SPEED CONTROLLER APPLICATIONS
    BAILEY, C
    ELECTRONIC DESIGN, 1981, 29 (25) : 36 - &
  • [23] INTELS 16-BIT MICROCONTROLLER AIMED AT HIGH-SPEED, REAL-TIME MARKETS
    LETTIERI, L
    MINI-MICRO SYSTEMS, 1982, 15 (11): : 42 - &
  • [24] A 16-bit parallel processing in a molecular assembly
    Bandyopadhyay, Anirban
    Acharya, Somobrata
    PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2008, 105 (10) : 3668 - 3672
  • [25] A 200-MHZ 16-BIT SUPER HIGH-SPEED SIGNAL PROCESSOR (SSSP) LSI
    YAMASHINA, M
    GOTO, JI
    OKAMOTO, F
    ANDO, KI
    YAMADA, H
    HORIUCHI, T
    NAKAMURA, K
    ENOMOTO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1668 - 1674
  • [26] SOS CMOS 16 BIT PARALLEL MULTIPLIER
    FUKUMA, M
    OHNO, Y
    OKUTO, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1982, 21 (01) : 51 - 54
  • [27] A combined 16-bit binary and dual galois field multiplier
    Garria, J
    Schulte, MJ
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 63 - 68
  • [28] 16-bit GDI Multiplier Design for Low Power Applications
    Reddy, B. N. Manjunatha
    Shanthala, S.
    VijayaKumar, B. R.
    2017 INTERNATIONAL CONFERENCE ON SMART GRIDS, POWER AND ADVANCED CONTROL ENGINEERING (ICSPACE), 2017, : 372 - 375
  • [29] A robust asynchronous 16 x 16-bit subthreshold multiplier using SAPTL technique
    Zhang, Qi
    Wu, Yuping
    Chen, Lan
    Zhang, Xuelian
    MICROELECTRONICS RELIABILITY, 2018, 91 : 98 - 111
  • [30] UTILIZATION OF SEQUENCE LIBRARIES ON A 16-BIT MINI-COMPUTER WITH PARTICULAR REFERENCE TO HIGH-SPEED SEARCHING
    REISNER, AH
    BUCHOLTZ, CA
    NUCLEIC ACIDS RESEARCH, 1984, 12 (01) : 409 - 416
12345