共 50 条
- [1] Analysis, estimation and reduction of simultaneous switching noise CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 1996, 21 (04): : 133 - 143
- [2] Reduction of simultaneous switching noise in digital circuits 24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 187 - +
- [3] Analysis and Reduction of Simultaneous Switching Noise in Multi-layer Package Substrate 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 793 - 797
- [4] Reduction of simultaneous switching noise in analog signal band 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 148 - 151
- [5] REDUCTION OF SIMULTANEOUS-SWITCHING NOISE IN LARGE CROSSBAR NETWORKS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (01): : 86 - 99
- [7] Estimation of on-chip simultaneous switching noise in VDSM CMOS circuits 2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 313 - 316
- [9] Accurate simultaneous switching noise estimation including velocity-saturation effects IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (02): : 344 - 349
- [10] Estimation of maximum simultaneous switching noise for ground interconnection networks in CMOS systems IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (03): : 376 - 381