共 50 条
- [1] Estimation of maximum simultaneous switching noise for ground interconnection networks in CMOS systems IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (03): : 376 - 381
- [3] An analytical model of simultaneous switching noise in CMOS systems IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (01): : 62 - 68
- [4] A new analytic model of simultaneous switching noise in CMOS systems 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 615 - 621
- [5] Estimation of on-chip simultaneous switching noise in VDSM CMOS circuits 2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 313 - 316
- [7] Simultaneous switching noise in CMOS VLSI circuits 1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 15 - 20
- [8] Simultaneous switching noise of CMOS output buffers ELECTROMAGNETIC COMPATIBILITY 1996 - THIRTEENTH INTERNATIONAL WROCLAW SYMPOSIUM, 1996, : 253 - 257
- [9] SWITCHING MODULES FOR ATM SWITCHING SYSTEMS AND THEIR INTERCONNECTION NETWORKS COMPUTER NETWORKS AND ISDN SYSTEMS, 1993, 26 (04): : 433 - 445