Realistic yield-evaluation of fault-tolerant programmable logic arrays

被引：0
|
作者：
Battaglini, Gianluca [1 ]
Ciciani, Bruno [1 ]
机构：
[1] Univ of Rome `La Sapienza', Rome, Italy
来源：
IEEE Transactions on Reliability | 1998年 / 47卷 / 3 pt 1期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：212 / 224
相关论文
共 50 条
  • [41] A HYPERGRAPH MODEL FOR FAULT-TOLERANT VLSI PROCESSOR ARRAYS
    ROSENBERG, AL
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (06) : 578 - 584
  • [42] Interlocking bus network for fault-tolerant processor arrays
    Siegle, M.G.
    Reeves, D.S.
    Kozminski, K.
    Proceedings of the International GI/ITG/GMA Conference, 1991,
  • [43] Network analysis of fault-tolerant solar photovoltaic arrays
    Gautam, NK
    Kaushika, ND
    SOLAR ENERGY MATERIALS AND SOLAR CELLS, 2001, 69 (01) : 25 - 42
  • [44] Constraint logic programming for fault-tolerant distributed systems
    Creemers, T
    Riera, J
    Tourouta, EN
    JOURNAL OF COMPUTER AND SYSTEMS SCIENCES INTERNATIONAL, 1998, 37 (05) : 689 - 698
  • [45] Constraint logic programming for fault-tolerant distributed systems
    Creemers, T.
    Riera, J.
    Tourouta, E.N.
    Izvestiya Akademii Nauk. Teoriya i Sistemy Upravleniya, 1998, 37 (05):
  • [46] Toward hardware redundant, fault-tolerant logic for nanoelectronics
    Han, J
    Gao, JB
    Jonker, P
    Qi, Y
    Fortes, JAB
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (04): : 328 - 339
  • [47] Implementations of FSSP Algorithms on Fault-Tolerant Cellular Arrays
    Umeo, Hiroshi
    Kamikawa, Naoki
    Maeda, Masashi
    Fujita, Gen
    CELLULAR AUTOMATA (ACRI 2018), 2018, 11115 : 274 - 285
  • [48] An LDPC Decoding Method for Fault-Tolerant Digital Logic
    Tang, Yangyang
    Winstead, Chris
    Boutillon, Emmanuel
    Jego, Christophe
    Jezequel, Michel
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [49] FAULT INJECTION AND DEPENDABILITY EVALUATION OF FAULT-TOLERANT SYSTEMS
    ARLAT, J
    COSTES, A
    CROUZET, Y
    LAPRIE, JC
    POWELL, D
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (08) : 913 - 923
  • [50] Safety integrity evaluation framework for fault-tolerant control logic according to IEC 61508
    Suyama, K
    PROBABILISTIC SAFETY ASSESSMENT AND MANAGEMENT, VOL 1- 6, 2004, : 1357 - 1362
12345