共 50 条
- [41] Efficient Physical Design Methodology for Reducing Test Power Dissipation of Scan-Based Designs NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 365 - 370
- [42] Low-cost scan-based delay testing of latch-based circuits with time borrowing 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 8 - +
- [43] Mist-Scan: A Secure Scan Chain Architecture to Resist Scan-Based Attacks in Cryptographic Chips 2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 135 - 140
- [44] Successful implementation of scan-based design-for-test EE-EVALUATION ENGINEERING, 1996, 35 (09): : 45 - &
- [45] Dynamically Changeable Secure Scan Architecture against Scan-Based Side Channel Attack 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 155 - 158
- [46] VLSI Implementation of Low Power Scan Based Testing 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 866 - 870
- [47] Efficient multiphase test set embedding for scan-based testing ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 433 - +
- [48] Dedicated autonomous scan-based testing (DAST) for embedded cores INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 1176 - 1183
- [49] Scan-based testing: The only practical solution for testing ASIC/consumer products INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 1198 - 1198
- [50] On Securing Scan Design from Scan-Based Side-Channel Attacks 2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 54 - 59