共 50 条
- [2] A scan matrix design for low power scan-based test 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 224 - 229
- [4] Scan chain design for shift power reduction in scan-based testing Science China Information Sciences, 2011, 54 : 767 - 777
- [8] Scan Cell Reordering Algorithm for Low Power Consumption during Scan-Based Testing 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 300 - 301
- [9] Efficient scan-based BIST scheme for low power testing of VLSI chips ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 376 - 381