Congestion driven incremental placement algorithm for standard cell layout

被引：0
|
作者：
机构：
[1] Li, Zhuoyuan
[2] Wu, Weimin
[3] Hong, Xianlong
来源：
| / ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan)卷 / Institute of Electrical and Electronics Engineers Inc., United States期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Congestion driven incremental placement algorithm for standard cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 723 - 728
  • [2] Incremental placement algorithm for standard-cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    Gu, J
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 883 - 886
  • [3] Congestion driven incremental placement algorithm based on network flow
    Luo, LJ
    Zhou, Q
    Hong, XL
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1249 - 1252
  • [4] Congestion driven placement for VLSI standard cell design
    Areibi, S
    Yang, Z
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 304 - 307
  • [5] CEP: A clock-driven ECO placement algorithm for standard-cell layout
    Liu, Y
    Hong, XL
    Cai, YC
    Wu, WM
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 118 - 121
  • [6] Incremental placement for layout-driven optimizations on FPGAs
    Singh, DR
    Brown, SD
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 752 - 759
  • [7] An optimal pin assignment algorithm with improvement of cell placement in standard cell layout
    Wakabayashi, S
    Kishimoto, Y
    Koide, T
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 381 - 384
  • [8] Timing-driven pin assignment with improvement of cell placement in standard cell layout
    Wakabayashi, S
    Koide, T
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1552 - 1555
  • [9] A new congestion-driven placement algorithm based on cell inflation
    Hou, WT
    Yu, H
    Hong, XL
    Cai, YC
    Wu, WM
    Gu, J
    Kao, WH
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 605 - 608
  • [10] A congestion driven placement algorithm for FPGA synthesis
    Zhuo, Yue
    Li, Hao
    Mohanty, Saraju P.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 683 - 686
12345