Introducing core-based system design

被引：0
|
作者：
Univ of California, Irvine, United States [1 ]
机构：
来源：
IEEE Des Test Comput | / 4卷 / 15-25期
关键词：
The National Science Foundation Career Award MIP 95-01615; NSF/DARPA grant ASC-96-34947; and NSF grant EEC 89-43166 supported this work;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
9
引用
收藏
相关论文
共 50 条
  • [41] CORE-BASED MONITOR SYSTEM FOR HP-2100 SERIES COMPUTERS
    TERWILLIGER, DT
    COMPUTERS & CHEMISTRY, 1977, 1 (04): : 287 - 290
  • [42] On test scheduling for core-based SOCs
    Koranne, S
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 505 - 510
  • [43] Test scheduling for core-based SOCs
    Zhang, YG
    Xu, YX
    Dong, B
    Wang, K
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1404 - 1407
  • [44] USING VHDL IN CORE-BASED DESIGNS
    MCCHRYSTAL, S
    TOBIAS, J
    ELECTRONIC DESIGN, 1994, 42 (06) : 60 - 61
  • [45] Divide-and-conquer IDDQ testing for core-based system chips
    Ravikumar, CP
    Kumar, R
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 761 - 766
  • [46] MOCSYN: Multiobjective core-based single-chip system synthesis
    Dick, RP
    Jha, NK
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 263 - 270
  • [47] Resource allocation and test scheduling for concurrent test of core-based SOC design
    Huang, Y
    Cheng, WT
    Tsai, CC
    Mukherjee, N
    Samman, O
    Zaidan, Y
    Reddy, SM
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 265 - 270
  • [48] Analog test bus infrastructure for RF/AMS modules in core-based design
    Zivkovic, Vladimir A.
    van der Heyden, Frank
    Gronthoud, Guido
    de Jong, Frans
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 27 - 32
  • [49] A low overhead design for testability and test generation technique for core-based systems
    Ghosh, I
    Jha, NK
    Dey, S
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 50 - 59
  • [50] Test Infrastructure Design for Core-Based System-on-Chip Under Cycle-Accurate Thermal Constraints
    Yu, Thomas Edison
    Yoneda, Tomokazu
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 793 - +
12345