Introducing core-based system design

被引：0
|
作者：
Univ of California, Irvine, United States [1 ]
机构：
来源：
IEEE Des Test Comput | / 4卷 / 15-25期
关键词：
The National Science Foundation Career Award MIP 95-01615; NSF/DARPA grant ASC-96-34947; and NSF grant EEC 89-43166 supported this work;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
9
引用
收藏
相关论文
共 50 条
  • [31] Guest Editors' Introduction - Design and test of core-based systems on chips
    Zorian, Y
    Gupta, RK
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (04): : 14 - 14
  • [32] Design of dynamically assignmentable TAM width for testing core-based SOCs
    Rau, Jiann-Chyi
    Chen, Chien-Shiun
    Wu, Po-Han
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1399 - +
  • [33] Hierarchy-aware and area-efficient test infrastructure design for core-based system chips
    Sehgal, Anuja
    Goel, Sandeep Kumar
    Marinissen, Erik Jan
    Chakrabarty, Krishnendu
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 283 - +
  • [34] Synthesis of application-specific coprocessor for core-based ASIC design
    Lee, Dae-Hyun
    Park, In-Cheol
    Kyung, Chong-Min
    2001,
  • [35] Scan chain design for test time reduction in core-based ICs
    Aerts, J
    Marinissen, EJ
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 448 - 457
  • [36] The design space layer: Supporting early design space exploration for core-based designs
    Peixoto, HP
    Jacome, MF
    Royo, A
    Lopez, JC
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 676 - 683
  • [37] Multi-Temperature Testing for Core-based System-on-Chip
    He, Zhiyuan
    Peng, Zebo
    Eles, Petru
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 208 - 213
  • [38] Scalable core-based methodology and synthesizable core for systematic design environment in multicore SoC (MCSoC)
    Abderazek, Ben A.
    Yoshinaga, Tsutomu
    Sowa, Masahiro
    2006 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS, PROCEEDINGS, 2006, : 345 - +
  • [39] Quantitative, core-based shape comparison
    Lepard, KO
    Robb, RA
    IMAGE PROCESSING - MEDICAL IMAGING 1997, PTS 1 AND 2, 1997, 3034 : 877 - 888
  • [40] Architecting voltage islands in core-based System-on-a-Chip designs
    Hu, JC
    Shin, YS
    Dhanwada, N
    Marculescu, R
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 180 - 185
12345