MODULE-BASED ASSEMBLY LANGUAGE WITH PARALLEL PROCESSING CONSTRUCTS AND ITS IMPLEMENTATION IN THE ASTOR ARCHITECTURE.

被引：0
|
作者：
Zehendner, Eberhard [1 ]
机构：
[1] Univ of Augsburg, Augsburg, West Ger, Univ of Augsburg, Augsburg, West Ger
来源：
Microprocessing and microprogramming | 1988年 / 23卷 / 1-5期
关键词：
ASSEMBLY LANGUAGE - ASTOR ARCHITECTURE - INFORMATION HIDING - MACHINE LANGUAGE - SELF-DESCRIBING DATA;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：215 / 220
相关论文
共 11 条
  • [1] A MODULE-BASED ASSEMBLY LANGUAGE WITH PARALLEL PROCESSING CONSTRUCTS AND ITS IMPLEMENTATION IN THE ASTOR ARCHITECTURE
    ZEHENDNER, E
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 215 - 219
  • [2] VLSI implementation for video processing IP module based on synchronous and parallel architecture
    Zhang, Guang-Lie
    Zheng, Nan-Ning
    Wu, Yong
    Zhang, Xia
    2002, Chinese Institute of Electronics (30):
  • [3] Functionally partitioned module-based programmable architecture for wireless base-band processing
    Leung, S
    Postula, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (4-6) : 177 - 192
  • [4] Test strategies on functionally partitioned module-based programmable architecture for base-band processing
    Leung, S
    Postula, A
    Hemani, A
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 326 - 333
  • [5] On the origin of annotations: A module-based approach to representing annotations in the Natural Language Processing Interchange Format (NIF)
    Menke, Peter
    Ell, Basil
    Cimiano, Philipp
    APPLIED ONTOLOGY, 2017, 12 (02) : 131 - 155
  • [6] Natural language processing based context sensitive, content specific architecture & its speech based implementation for smart home applications
    Chandak, M.B.
    Dharaskar, Rajiv
    International Journal of Smart Home, 2010, 4 (02): : 1 - 10
  • [7] Image processing LSI "ISP-IV" based on local parallel architecture and its applications
    Muramatsu, S
    Kobayashi, Y
    Araoka, M
    Hirose, K
    Onizawa, S
    1998 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING - PROCEEDINGS, VOL 3, 1998, : 1000 - 1004
  • [8] Real-time parallel implementation of road traffic radar video processing algorithms on a parallel architecture based on DSP and ARM processors
    Klilou, Abdessamad
    Bourzeix, Francois
    Bourja, Omar
    Zennayi, Yahya
    Mabrouk, Lhoussein
    Belkouch, Said
    2015 15TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS (ISDA), 2015, : 183 - 188
  • [9] Memory based architecture and its implementation scheme named bit-parallel block-parallel functional memory type parallel processor BPBP FMPP
    Tamaru, K
    Kobayashi, K
    Onodera, H
    COMPUTERS & ELECTRICAL ENGINEERING, 1998, 24 (1-2) : 17 - 31
  • [10] Parallel-Processing-Based Digital Predistortion Architecture and FPGA Implementation for Wide-band 5G Transmitters
    Huang, Hai
    Xia, Jingjing
    Boumaiza, Slim
    2019 IEEE MTT-S INTERNATIONAL MICROWAVE CONFERENCE ON HARDWARE AND SYSTEMS FOR 5G AND BEYOND (IMC-5G), 2019,
12