VLSI implementation for video processing IP module based on synchronous and parallel architecture

被引：0
|
作者：
Zhang, Guang-Lie [1 ]
Zheng, Nan-Ning [1 ]
Wu, Yong [1 ]
Zhang, Xia [1 ]
机构：
[1] Xi'an Jiaotong Univ., Xi'an 710049, China
来源：
| 2002年 / Chinese Institute of Electronics卷 / 30期
关键词：
Color space conversion - Color transient improvement - Intellectual property modules - Synchronous parallel architecture - Synopsys EDA tools - System on a chip;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
(Edited Abstract)
引用
收藏
相关论文
共 50 条
  • [1] HMESH - A VLSI ARCHITECTURE FOR PARALLEL PROCESSING
    RAGHAVENDRA, CS
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 237 : 76 - 83
  • [2] A MODULE-BASED ASSEMBLY LANGUAGE WITH PARALLEL PROCESSING CONSTRUCTS AND ITS IMPLEMENTATION IN THE ASTOR ARCHITECTURE
    ZEHENDNER, E
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 215 - 219
  • [3] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [4] A parallel architecture for video processing
    Altilar, DT
    Paker, Y
    Sahiner, AV
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1997, 1225 : 929 - 939
  • [5] MODULE-BASED ASSEMBLY LANGUAGE WITH PARALLEL PROCESSING CONSTRUCTS AND ITS IMPLEMENTATION IN THE ASTOR ARCHITECTURE.
    Zehendner, Eberhard
    Microprocessing and microprogramming, 1988, 23 (1-5): : 215 - 220
  • [6] Video interpolation algorithm and its VLSI architecture implementation
    Liu, Peng
    Zhang, Yan
    Jisuanji Gongcheng/Computer Engineering, 2006, 32 (11): : 29 - 31
  • [7] A parallel architecture for arithmetic coding and its VLSI implementation
    Lee, HY
    Lan, LS
    Sheu, MH
    Wu, CH
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1309 - 1312
  • [8] Efficient implementation of video post-processing algorithms on the BOPS parallel architecture
    Petrescu, D
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 945 - 948
  • [9] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [10] Massively parallel heterogeneous VLSI architecture for MSIMD processing
    Nudd, G.R.
    Kerbyson, D.J.
    Atherton, T.J.
    Francis, N.D.
    Packwood, R.A.
    Vaudin, G.J.B.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
12345