LITHOGRAPHICALLY DEFINED SELF-ALIGNED DOUBLE-IMPLANTED DOPED FET DEVICE.

被引：0
|
作者：
Wang, W.
机构：
来源：
IBM technical disclosure bulletin | 1985年 / 27卷 / 08期
关键词：
DOUBLE-IMPLANTED DOPED FET DEVICE;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：4629 / 4631
相关论文
共 50 条
  • [41] Flexible Self-Aligned Double-Gate IGZO TFT
    Muenzenrieder, Niko
    Voser, Pascal
    Petti, Luisa
    Zysset, Christoph
    Buethe, Lars
    Vogt, Christian
    Salvatore, Giovanni A.
    Troester, Gerhard
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 69 - 71
  • [42] Double-polysilicon self-aligned lateral bipolar transistors
    P. Pengpad
    D. M. Bagnall
    Journal of Materials Science: Materials in Electronics, 2008, 19 : 183 - 187
  • [43] Self-Aligned SiGe MOS-Gate FET with Modulation-Doped Quantum Wire Channel for Millimeter Wave Application
    S. K. Islam
    F. C. Jain
    International Journal of Infrared and Millimeter Waves, 2000, 21 : 1169 - 1180
  • [44] A SELF-ALIGNED OHMIC METALLIZATION GAAS-GATE FET WITH INTEGRATED COUPLING DIODE
    YUEN, AT
    HU, EL
    LONG, SI
    SULLIVAN, GJ
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (06) : 272 - 274
  • [45] A novel self-aligned double-gate TFT technology
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 530 - 532
  • [46] Self-Aligned Double Pattern Process using DSA pattern
    Muramatsu, Makoto
    Nishi, Takanori
    Ido, Yasuyuki
    Kitano, Takahiro
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXVIII, 2021, 11612
  • [47] On Refining Standard Cell Placement for Self-aligned Double Patterning
    Chen, Ye-Hong
    Wang, Sheng-He
    Wang, Ting-Chi
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1492 - 1497
  • [48] Self-aligned 0.2 ∼ 0.6 μm T-gate microwave FET's
    Lour, WS
    Shih, YM
    Lai, GY
    Cheng, PL
    Chen, HR
    STATE-OF-THE-ART PROGRAM ON COMPOUND SEMICONDUCTORS (SOTAPOCS XXXI), 1999, 99 (17): : 232 - 237
  • [49] SELF-ALIGNED GaAs SCHOTTKY BARRIER GATE FET USING PREFERENTIAL ETCHING.
    Tarui, Yasuo
    Komiya, Yoshio
    Yamaguchi, Takao
    Bulletin of the Electrotechnical Laboratory, Tokyo, 1976, 40 (4-5): : 338 - 346
  • [50] SUBMICRON-LENGTH TUNGSTEN-GATE SELF-ALIGNED GAAS-FET
    MATSUMOTO, K
    HASHIZUME, N
    ATODA, N
    NISHIMURA, K
    TOMIZAWA, K
    KUROSU, T
    IIDA, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1982, 21 (07): : L445 - L446
12345