共 50 条
- [22] Self-Aligned Double Patterning (SADP) Layout Decomposition 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 103 - 109
- [23] Self-Aligned Double and Quadruple Patterning Layout Principle DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION VI, 2012, 8327
- [24] Redundant Via Insertion in Self-Aligned Double Patterning DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
- [25] TIW SILICIDE-GATE TECHNOLOGY FOR SELF-ALIGNED GAAS-FET PHYSICA B & C, 1985, 129 (1-3): : 430 - 434
- [26] NEW SELF-ALIGNED GAAS FET WITH A Mo/WSix T-GATE. Electron device letters, 1985, EDL-6 (10): : 542 - 544
- [27] 1KB STATIC RAM USING SELF-ALIGNED FET TECHNOLOGY ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 46 - &
- [30] A TaSi2 masked and plasma etched self-aligned SOS FET 1996 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1996, : 33 - 36