A 3rd order 3bit sigma-delta modulator with reduced delay time of data weighted averaging

被引：0
|
作者：
Yi, Soon Jai [1 ]
Kim, Sun-Hong [2 ]
Jeong, Hang-Geun [1 ]
Cho, Seong-Ik [1 ]
机构：
[1] Division of Electronics and Information Engineering, Chonbuk National University, Jeonju, Jeonbuk 561756, Korea, Republic of
[2] Samsung Electro-Mechanics, Suwon, Gyeonggi 443743, Korea, Republic of
来源：
World Academy of Science, Engineering and Technology | 2010年 / 71卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：539 / 542
相关论文
共 50 条
  • [31] A Second Order Hybrid Continuous-Discreet Time Sigma-Delta Modulator
    Ducu, Dragos
    Manolescu, Anca
    2013 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI), 2013,
  • [32] A Third-Order Continuous-Time Sigma-Delta Modulator for Bluetooth
    Yang, Wen-Lin
    Hsieh, Wen-Hung
    Hung, Chung-Chih
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 247 - 250
  • [33] Characteristics of the output bit sequence of a sigma-delta modulator of the first order in a constant input signal
    Efimov, V.M.
    Kasperovich, A.N.
    Avtometriya, 1995, (05): : 58 - 63
  • [34] Low power 3rd order feedforward sigma delta ADC design
    Akcakaya, Feyyaz Melih
    Duendar, Guenhan
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (01) : 155 - 162
  • [35] USING TRIANGULARLY WEIGHTED INTERPOLATION TO GET 13-BIT PCM FROM A SIGMA-DELTA MODULATOR
    CANDY, JC
    CHING, YC
    ALEXANDER, DS
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1976, 24 (11) : 1268 - 1275
  • [36] A novel two-channel continuous-time time-interleaved 3rd-order sigma-delta modulator with integrator-sharing topology
    Jafar Talebzadeh
    Izzet Kale
    Analog Integrated Circuits and Signal Processing, 2018, 95 : 375 - 385
  • [37] A novel two-channel continuous-time time-interleaved 3rd-order sigma-delta modulator with integrator-sharing topology
    Talebzadeh, Jafar
    Kale, Izzet
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 95 (03) : 375 - 385
  • [38] Completely first order and tone free partitioned data weighted averaging technique used in a multibit delta sigma modulator
    Aghdam, Esmaeil Najafi
    Benabes, Philippe
    Abbasszadeh, Javad
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 53 - +
  • [39] Continuous-Time Sigma-Delta Modulator Using 4-Bit SAR Quantizer
    Liu, Tao
    Xie, Sihuai
    Luo, Peng
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [40] An approach for stability analysis of a single-bit high-order digital sigma-delta modulator
    Sadik, Amin Z.
    Hussain, Zahir M.
    Yu, Xinghuo
    O'Shea, Peter
    DIGITAL SIGNAL PROCESSING, 2007, 17 (06) : 1040 - 1054
12345