共 50 条
- [21] A 14-bit cascaded 3-2 Sigma-Delta modulator for VDSL IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 698 - +
- [22] Dual Cycle Shift Data-Weighted Averaging Technique for Multi-Bit Sigma-Delta Modulators 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 174 - 177
- [24] A 0.8 V Low-Power 3rd order Sigma-Delta Modulator in 22 nm FDSOI CMOS Process for Sensor Interfaces 2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
- [25] First-order continuous-time sigma-delta modulator ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 229 - +
- [26] Analysis and design of multiple-bit high-order Sigma-Delta modulator PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 419 - 424
- [28] Performance and Stability Characterization of a 3rd Order Continuous-Time Delta-Sigma Modulator with Active Time-Constant Tuning 2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
- [29] Bounding integrator output of sigma-delta modulator by time delay feedback control IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (01): : 31 - 37
- [30] A 3-V 12-bit second order Sigma-Delta Modulator design in 0.8-μm CMOS 14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 124 - 129