An efficient circulant MIMO equalizer for CDMA downlink: Algorithm and VLSI architecture

被引：0
|
作者：
Guo, Yuanbin [1 ]
Zhang, Jianzhong [1 ]
McCain, Dennis [1 ]
Cavallaro, Joseph R. [2 ]
机构：
[1] Nokia Research Center, 6000 Connections Drive, Irving, TX 75039, United States
[2] Department of Electrical and Computer Engineering, George R. Brown School of Engineering, Rice University, 6100 Main Street, Houston, TX 77005, United States
来源：
Eurasip Journal on Applied Signal Processing | 2006年 / 2006卷
关键词：
We present an efficient circulant approximation-based MIMOequalizer architecture for the CDMA downlink. This reduces thedirect matrix inverse (DMI) of size ( NF×NF) with O ( ( NF) 3) complexity to some FFT operations with O ( NF Log 2 (F)) complexity and the inverse of some ( N×N) submatrices. We then propose parallel and pipelinedVLSI architectures with Hermitian optimization and reduced-stateFFT for further complexity optimization. Generic VLSIarchitectures are derived for the ( 4×4) high-orderreceiver from partitioned ( 2×2) submatrices. This leadsto more parallel VLSI design with 3× furthercomplexity reduction. Comparative study with both theconjugate-gradient and DMI algorithms shows very promisingperformance/ complexity tradeoff. VLSI design space in terms ofarea/time efficiency is explored extensively for layeredparallelism and pipelining with a Catapult C high-level-synthesismethodology;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
相关论文
共 50 条
  • [41] Pipelined VLSI Architecture using CORDIC for Transform Domain Equalizer
    Banerjee, Ayan
    Dhar, Anindya Sundar
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (01): : 39 - 48
  • [42] Receivers with chip-level decision feedback equalizer for CDMA downlink channels
    Choi, J
    Kim, SR
    Lim, CC
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2004, 3 (01) : 300 - 314
  • [43] A decision-feedback equalizer with tentative chip feedback for the downlink of wideband CDMA
    Yang, JN
    Li, YG
    2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2002, : 119 - 123
  • [44] Pipelined VLSI Architecture using CORDIC for Transform Domain Equalizer
    Ayan Banerjee
    Anindya Sundar Dhar
    Journal of Signal Processing Systems, 2013, 70 : 39 - 48
  • [45] Efficient VLSI architecture for the parallel dictionary LZW data compression algorithm
    Safieh, Malek
    Freudenberger, Juergen
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) : 576 - 583
  • [46] An efficient VLSI architecture for new three-step search algorithm
    He, ZL
    Liou, ML
    Chan, PCH
    Li, R
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1228 - 1231
  • [47] Area Efficient VLSI Architecture for DCT using Modified CORDIC Algorithm
    Ranji, Aarti
    Fatima, Nashrah
    Rawat, Paresh
    IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGICAL TRENDS IN COMPUTING, COMMUNICATIONS AND ELECTRICAL ENGINEERING (ICETT), 2016,
  • [48] Algorithm and VLSI Architecture of a Near-Optimum Symbol Detector for QSM MIMO Systems
    Yen, Mao-Hsu
    Lu, Hoang-Yang
    Lu, Ken-Hua
    Lin, Shao-Yueh
    Chan, Chia-Chen
    IEEE ACCESS, 2023, 11 : 144113 - 144125
  • [49] Joint Detection and Decoding for MIMO Systems Using Convolutional Codes: Algorithm and VLSI Architecture
    Sukumar, Chitaranjan Pelur
    Shen, Chung-An
    Eltawil, Ahmed M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (09) : 1919 - 1931
  • [50] Research on the Implementation of Highly Efficient MIMO Equalizer for LTE-A Systems Based on the GPP Architecture
    Zhang, Xinke
    He, Zhiqiang
    Niu, Kai
    Guo, Li
    Sun, Shaohui
    2013 5TH IEEE INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS (MAPE), 2013, : 105 - 114
12345