Vlsi architecture for low power minimum signed digit multiplier for fir filter and its signal processing applications

被引：0
|
作者：
Vijeyakumar, K.N. [1 ]
Sumathy, V. [2 ]
Aishwarya, E.J. [3 ]
Saravanakumar, S. [4 ]
Devi, M. Gayathri [4 ]
机构：
[1] Department of ECE, Anna university of Technology, Coimbatore, India
[2] Department of ECE, Government College of Technology, Coimbatore, India
[3] Department of ECE, Sri Shakthi Institute of Engineering and Technology, Coimbatore, India
[4] Department of ECE, Anna university of Technology, Coimbatore, India
来源：
Journal of Theoretical and Applied Information Technology | 2012年 / 42卷 / 01期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
FIR filters
引用
收藏
页码：50 / 58
相关论文
共 50 条
  • [1] Area-Delay-Power Efficient VLSI Architecture of FIR Filter for Processing Seismic Signal
    Bose, Sudipta
    De, Arijit
    Chakrabarti, Indrajit
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (11) : 3451 - 3455
  • [2] Efficient FIR Filter Design using Booth Multiplier for VLSI Applications
    Nagaria, Shuchi
    Singh, Anushka
    Niranjan, Vandana
    2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 581 - 584
  • [3] Subthreshold FIR Filter Architecture for Ultra Low Power Applications
    Mishra, Biswajit
    Al-Hashimi, Bashir M.
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 1 - 10
  • [4] Low Power VLSI Transposed structure FIR filter using shift/add architecture
    Singh, Tourangbam Harishore
    Pritamdas, Keisham
    Laishram, Romesh
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 1060 - 1063
  • [5] Binary canonic signed digit multiplier for high-speed digital signal processing
    Lo Iacono, D
    Ronchi, M
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 205 - 208
  • [6] A low-power asynchronous VLSI FIR filter
    Bartlett, VA
    Grass, E
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 29 - 39
  • [7] Differential Evolution Based Design of Multiplier-less FIR Filter using Canonical Signed Digit Representation
    Chandra, Abhijit
    Chattopadhyay, Sudipta
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 425 - 428
  • [8] RDO-WT: optimised Wallace Tree multiplier based FIR filter for signal processing applications
    Malathi, L.
    Bharathi, A.
    Jayanthi, A. N.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (10) : 1759 - 1780
  • [9] A low-power FIR filter using combined residue and radix-2 signed-digit representation
    Lindahl, A
    Bengtsson, L
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 42 - 47
  • [10] A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing
    Quan, S
    Qiang, Q
    Wey, CL
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3327 - 3330
12345