Vlsi architecture for low power minimum signed digit multiplier for fir filter and its signal processing applications

被引：0
|
作者：
Vijeyakumar, K.N. [1 ]
Sumathy, V. [2 ]
Aishwarya, E.J. [3 ]
Saravanakumar, S. [4 ]
Devi, M. Gayathri [4 ]
机构：
[1] Department of ECE, Anna university of Technology, Coimbatore, India
[2] Department of ECE, Government College of Technology, Coimbatore, India
[3] Department of ECE, Sri Shakthi Institute of Engineering and Technology, Coimbatore, India
[4] Department of ECE, Anna university of Technology, Coimbatore, India
来源：
Journal of Theoretical and Applied Information Technology | 2012年 / 42卷 / 01期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
FIR filters
引用
收藏
页码：50 / 58
相关论文
共 50 条
  • [21] Complex-Domain FIR Filter Design for Signal Processing Applications
    Mandavi, Mojtaba
    2024 IEEE 22ND MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, MELECON 2024, 2024, : 180 - 185
  • [22] Reliability improved, high performance FIR filter design using new computation sharing multiplier: suitable for signal processing applications
    S. Umadevi
    T. Vigneswaran
    Cluster Computing, 2019, 22 : 13669 - 13681
  • [23] Reliability improved, high performance FIR filter design using new computation sharing multiplier: suitable for signal processing applications
    Umadevi, S.
    Vigneswaran, T.
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 6): : 13669 - 13681
  • [24] Design of a Power Optimal Reversible FIR Filter for Speech Signal Processing
    Padmapriya, S.
    Prabha, Lakshmi, V
    2015 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2015,
  • [25] A heterogeneous multiprocessor architecture for low-power audio signal processing applications
    Paker, Ö
    Sparso, J
    Haandbæk, N
    Isager, M
    Nielsen, LS
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 47 - 53
  • [26] New Approximate Multiplier for Low Power Digital Signal Processing
    Farshchi, Farzad
    Abrishami, Muhammad Saeed
    Fakhraie, Sied Mehdi
    2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 25 - 30
  • [27] VLSI implementation of multiplier-free low power baseband filter for CDMA systems
    Lian, Y
    Yu, X
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 111 - 115
  • [28] ASIC DESIGN OF LOW POWER VLSI ARCHITECTURE FOR DIFFERENT MULTIPLIER ALGORITHMS USING COMPRESSORS
    Abhilash, R.
    Dubey, Sanjay
    Chinnaaiah, M. C.
    2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 387 - 392
  • [29] Reducing complexity of FIR filter implementations for low power applications
    DeBrunner, Linda S.
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 1407 - 1411
  • [30] VLSI Implementation of Area-Efficient Truncated Modified Booth Multiplier for Signal Processing Applications
    Vijeyakumar, K. N.
    Sumathy, V.
    Elango, S.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (11) : 7795 - 7806
12345