Analytical modeling and simulation of workfunction engineered gate junctionless high-k dielectric Double Gate MOSFET: A comparative study

被引：0
|
作者：
Dept. of Electronics and Telecommunication Engineering, Jadavpur University, India [1 ]
机构：
来源：
IET Conf Publ | / CP683卷 / 428-432期
关键词：
Engineering Village;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Analytical calculation - Double gate MOSFET - Effective oxide thickness - Junctionless - Model and simulation - Simplified expressions - Telecommunication engineering - Work function engineerings
引用
收藏
相关论文
共 50 条
  • [31] Design Optimization of High-k Dielectric Based Double-Gate MOSFET and It's Performance
    Srivastava, Viranjay M.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [32] Performance Analysis of High-k Dielectric Based Double-gate Carbon Nanotube MOSFET
    Dargar, Shashi K.
    Srivastava, Viranjay M.
    2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - SPRING (PIERS-SPRING), 2019, : 2603 - 2609
  • [33] Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications
    S. Preethi
    M. Venkatesh
    M. Karthigai Pandian
    G. Lakshmi Priya
    Silicon, 2021, 13 : 3755 - 3764
  • [34] Analysis and simulation of a junctionless double gate MOSFET for high-speed applications
    Hosseini, Reza
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2015, 67 (09) : 1615 - 1618
  • [35] Analysis and simulation of a junctionless double gate MOSFET for high-speed applications
    Reza Hosseini
    Journal of the Korean Physical Society, 2015, 67 : 1615 - 1618
  • [36] Impact of Temperature on the Performance of Sub-35nm Symmetrie Double Gate Junctionless Transistor Based Inverter using High-K Gate Dielectric, a TCAD Simulation Study
    Boro, Uttam Ch.
    Bora, Nipanka
    Pegu, Pankaj Appun
    Subadar, Rupaban
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [37] Analytical model of subthreshold swing of a gate and channel engineered double gate MOSFET
    Mahmud, Md. Arafat
    Subrina, Samia
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (06)
  • [38] Effect of high-k and vacuum dielectrics as gate stack on a junctionless cylindrical surrounding gate (JL-CSG) MOSFET
    Sharma, Aniruddh
    Jain, Arushi
    Pratap, Yogesh
    Gupta, R. S.
    SOLID-STATE ELECTRONICS, 2016, 123 : 26 - 32
  • [39] Analytical subthreshold modeling of dual material gate engineered nano-scale junctionless surrounding gate MOSFET considering ECPE
    Biswal, Sudhansu Mohan
    Baral, Biswajit
    De, Debashis
    Sarkar, Angsuman
    SUPERLATTICES AND MICROSTRUCTURES, 2015, 82 : 103 - 112
  • [40] Analytical Model of a Strain Induced Lateral Channel Workfunction Engineered Surrounding Gate MOSFET
    Sarkhel, Saheli
    Bagga, Navjeet
    PROCEEDINGS OF 2020 IEEE APPLIED SIGNAL PROCESSING CONFERENCE (ASPCON 2020), 2020, : 208 - 211
12345