Analytical modeling and simulation of workfunction engineered gate junctionless high-k dielectric Double Gate MOSFET: A comparative study

被引：0
|
作者：
Dept. of Electronics and Telecommunication Engineering, Jadavpur University, India [1 ]
机构：
来源：
IET Conf Publ | / CP683卷 / 428-432期
关键词：
Engineering Village;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Analytical calculation - Double gate MOSFET - Effective oxide thickness - Junctionless - Model and simulation - Simplified expressions - Telecommunication engineering - Work function engineerings
引用
收藏
相关论文
共 50 条
  • [21] Analysis of Subthreshold Swing of Junctionless Cylindrical Surrounding Gate MOSFET Using Stacked High-k Gate Oxide
    Jung, Hak Kee
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2022, 23 (02) : 193 - 199
  • [22] Analytical Model of Gate Underlap Double Gate Junctionless MOSFET as a Bio-Sensor
    Ajay
    Narang, Rakhi
    Saxena, Manoj
    Gupta, Mridula
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 152 - 156
  • [23] Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
    Boucart, Kathy
    Ionescu, Adrian Mihai
    SOLID-STATE ELECTRONICS, 2007, 51 (11-12) : 1500 - 1507
  • [24] 2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric
    Luan Su-Zhen
    Liu Hong-Xia
    Jia Ren-Xu
    Cai Nai-Qiong
    ACTA PHYSICA SINICA, 2008, 57 (06) : 3807 - 3812
  • [25] Simulation of Silicon FETs with a Fully Enclosed Gate with a High-k Gate Dielectric
    Masalskii N.V.
    Russian Microelectronics, 2023, 52 (04) : 228 - 232
  • [26] Analysis of Various Parameters of Double Gate Junctionless MOSFET using Ge-source with High-k Spacer
    Kumari, Neelam
    Meena, Shweta
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1453 - 1456
  • [27] Two-Dimensional Potential and Threshold Voltage Modeling of Work Function Engineered Double Gate High-k Gate Stack Schottky Barrier MOSFET
    Saha, Priyanka
    Sarkhel, Saheli
    Sarkar, Subir Kumar
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (06) : 3823 - 3832
  • [28] Two-Dimensional Potential and Threshold Voltage Modeling of Work Function Engineered Double Gate High-k Gate Stack Schottky Barrier MOSFET
    Priyanka Saha
    Saheli Sarkhel
    Subir Kumar Sarkar
    Journal of Electronic Materials, 2019, 48 : 3823 - 3832
  • [29] Scaling the MOSFET gate dielectric: From high-k to higher-k?
    Frank, Martin M.
    Kim, SangBum
    Brown, Stephen L.
    Bruley, John
    Copel, Matthew
    Hopstaken, Marco
    Chudzik, Michael
    Narayanan, Vijay
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1603 - 1608
  • [30] Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications
    Preethi, S.
    Venkatesh, M.
    Pandian, M. Karthigai
    Priya, G. Lakshmi
    SILICON, 2021, 13 (10) : 3755 - 3764
12345