Single-rail MOS current mode logic circuits for low-power and high-speed applications

被引：0
|
作者：
Li, Hong [1 ]
Cao, Ruiping [1 ]
Hu, Jianping [1 ]
机构：
[1] Ningbo University, China
来源：
Advances in Information Sciences and Service Sciences | 2012年 / 4卷 / 22期
关键词：
D O I：
10.4156/AISS.vol4.issue22.4
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：27 / 36
相关论文
共 50 条
  • [31] LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC
    REES, H
    SANGHERA, GS
    WARRINER, RA
    ELECTRONICS LETTERS, 1977, 13 (06) : 156 - 158
  • [32] An improved current mode logic latch for high-speed applications
    Kumawat, Mahesh
    Upadhyay, Abhishek Kumar
    Sharma, Sanjay
    Kumar, Ravi
    Singh, Gaurav
    Vishvakarma, Santosh Kumar
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2020, 33 (13)
  • [33] High-Speed Low-Power FinFET Based Domino Logic
    Rasouli, Seid Hadi
    Koike, Hanpei
    Banerjee, Kaustav
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 829 - +
  • [34] CMOS comparators for high-speed and low-power applications
    Menendez, Eric R.
    Maduike, Dumezie K.
    Garg, Rajesh
    Khatri, Sunil P.
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
  • [35] A Low-Power High-Speed Comparator for Precise Applications
    Khorami, Ata
    Sharifkhani, Mohammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2038 - 2049
  • [36] Low-power tri-state buffer in MOS current mode logic
    Kirti Gupta
    Neeta Pandey
    Maneesha Gupta
    Analog Integrated Circuits and Signal Processing, 2013, 75 : 157 - 160
  • [37] Low-power tri-state buffer in MOS current mode logic
    Gupta, Kirti
    Pandey, Neeta
    Gupta, Maneesha
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (01) : 157 - 160
  • [38] High-speed driving scheme and compact high-speed low-power rail-to-rail class-B buffer amplifier for LCD applications
    Lu, CW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 1938 - 1947
  • [39] Delay analysis and optimal biasing for high speed low power current mode logic circuits
    Kakani, V
    Dai, FF
    Jaeger, RC
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 869 - 872
  • [40] A high-speed low-power rail-to-rail column driver for AMLCD application
    Lu, CW
    Hsu, KJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (08) : 1313 - 1320
12345