JPEG encoder design and its evaluation for dynamic reconfigurable circuit

被引：0
|
作者：
School of Science and Engineering, Kinki University, 3-4-1, Kowakae, Higashi-Osaka 577-8502, Japan [1 ]
不详 [2 ]
机构：
来源：
IEEJ Trans. Electron. Inf. Syst. | / 11卷 / 1733-1740期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Integrated circuit design - Reconfigurable hardware - Signal encoding - Memory architecture - Reconfigurable architectures
引用
收藏
相关论文
共 50 条
  • [31] Comparative Analysis of Physical Design Parameters for JPEG Encoder IP using OpenROAD
    Bhatt, Purav
    Jadhav, Shrikant
    2024 IEEE 5TH ANNUAL WORLD AI IOT CONGRESS, AIIOT 2024, 2024, : 0533 - 0539
  • [32] System level design of adaptive arithmetic encoder/decoder for JPEG 2000 standard
    Reza, Ali M.
    INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2016, 9 (02) : 105 - 117
  • [33] VLSI design of the JPEG-LS near-lossless image encoder
    Nie Y.
    Lei J.
    Li Y.
    Song C.
    Wu X.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2016, 43 (04): : 75 - 80
  • [34] Design of count circuit of encoder in CNC machine tool
    Xu, Yonghua
    Li, Gang
    Zhizao Jishu Yu Jichuang/Manufacturing Technology & Machine Tool, 2000, (01): : 14 - 16
  • [35] Circuit design of a reconfigurable ANN with GA training
    Lu, C.
    Shi, B.X.
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (05): : 664 - 669
  • [36] HIGH THROUGHPUT JPEG2000 COMPATIBLE ENCODER FOR HIGH DYNAMIC RANGE IMAGES
    Hassan, Firas
    Carletta, Joan
    2008 15TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-5, 2008, : 1424 - 1427
  • [37] An internal partial dynamic reconfiguration implementation of the JPEG Encoder for low-cost FPGAs
    Tumeo, Antonino
    Monchiero, Matteo
    Palermo, Gianluca
    Ferrandi, Fabrizio
    Sciuto, Donatella
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 449 - +
  • [38] A reconfigurable RF circuit architecture for dynamic power reduction
    Kawazoe, Daisuke
    Sugawara, Hirotaka
    Ito, Takeshi
    Okada, Kenichi
    Masu, Kazuya
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 2113 - +
  • [39] A practical approach for circuit routing on dynamic reconfigurable devices
    Ahmadinia, A
    Bobda, C
    Ding, J
    Majer, M
    Teich, E
    Fekete, SP
    van der Veen, JC
    16TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 84 - 90
  • [40] Area and Throughput Trade-offs in Design of Arithmetic Encoder for JPEG2000
    Li, Bao-Feng
    Dou, Yong
    Lei, Yuan-Wu
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 316 - +
12345