An inversion/non-inversion dynamic optically reconfigurable gate array VLSI

被引:0
|
作者
Department of Electrical and Electronic Engineering, Shizuoka University, 3-5-1 Johoku, Hamamatsu, Shizuoka 432-8561, Japan [1 ]
机构
来源
WSEAS Trans. Circuits Syst. | 2009年 / 1卷 / 11-20期
关键词
Reconfigurable architectures - Photodiodes - Logic gates - VLSI circuits - Field programmable gate arrays (FPGA) - Reconfigurable hardware;
D O I
暂无
中图分类号
学科分类号
摘要
Up to now, an optically differential reconfigurable gate array taking a differential reconfiguration strategy and a dynamic optically reconfigurable gate array taking a photodiode memory architecture have been proposed. The differential reconfiguration strategy provides a higher reconfiguration frequency, with no increase in laser power, than other optically reconfigurable gate arrays, however the differential reconfiguration strategy can not achieve a high-gate-count VLSI because of the area occupied by the static configuration memory. On the other hand, the photodiode memory architecture can achieve a high-gate-count VLSI, but its configuration is slower than that of the optically differential reconfigurable gate array using equivalent laser power. So, this paper presents a novel inversion/non-inversion dynamic optically reconfigurable gate array VLSI that combines both architectures. It thereby achieves both advantages of rapid configuration and a high gate count. The experiments undertaken in this study clarify the effectiveness of the inversion/non-inversion optical configuration method.
引用
收藏
相关论文
共 50 条
  • [41] An optically reconfigurable field programmable gate array
    Selavo, L
    Levitan, SP
    Chiarulli, DM
    OPTICS IN COMPUTING, TECHNICAL DIGEST, 1999, : 146 - 148
  • [42] Configuration for an optically differential reconfigurable gate array
    Miyano, M
    Watanabe, M
    Kobayashi, F
    SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 1984 - 1987
  • [43] Recovery method for a laser array failure on Dynamic Optically Reconfigurable Gate Arrays
    Seto, Daisaku
    Watanabe, Minoru
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 411 - 419
  • [44] A high-density optically reconfigurable gate array using dynamic method
    Watanabe, M
    Kobayashi, F
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 261 - 269
  • [45] 0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI
    Watanabe, Takahiro
    Watanabe, Minoru
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 308 - 313
  • [46] Non-inversion conservation tillage as an underestimated driver of tillage erosion
    L. K. Öttl
    F. Wilken
    A. Hupfer
    M. Sommer
    P. Fiener
    Scientific Reports, 12 (1)
  • [47] Non-inversion conservation tillage as an underestimated driver of tillage erosion
    Oettl, L. K.
    Wilken, F.
    Hupfer, A.
    Sommer, M.
    Fiener, P.
    SCIENTIFIC REPORTS, 2022, 12 (01):
  • [48] MEMS Dynamic Optically Reconfigurable Gate Array Usable under a Space Radiation Environment
    Seto, Daisaku
    Watanabe, Minoru
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 134 - 144
  • [49] Fiber remote configuration for an optically reconfigurable gate array
    Ueno, Yumiko
    Watanabe, Minoru
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 460 - 463
  • [50] A 36-context optically reconfigurable gate array
    Nakajima, Mao
    Watanabe, Minoru
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 412 - 415