An inversion/non-inversion dynamic optically reconfigurable gate array VLSI

被引:0
|
作者
Department of Electrical and Electronic Engineering, Shizuoka University, 3-5-1 Johoku, Hamamatsu, Shizuoka 432-8561, Japan [1 ]
机构
来源
WSEAS Trans. Circuits Syst. | 2009年 / 1卷 / 11-20期
关键词
Reconfigurable architectures - Photodiodes - Logic gates - VLSI circuits - Field programmable gate arrays (FPGA) - Reconfigurable hardware;
D O I
暂无
中图分类号
学科分类号
摘要
Up to now, an optically differential reconfigurable gate array taking a differential reconfiguration strategy and a dynamic optically reconfigurable gate array taking a photodiode memory architecture have been proposed. The differential reconfiguration strategy provides a higher reconfiguration frequency, with no increase in laser power, than other optically reconfigurable gate arrays, however the differential reconfiguration strategy can not achieve a high-gate-count VLSI because of the area occupied by the static configuration memory. On the other hand, the photodiode memory architecture can achieve a high-gate-count VLSI, but its configuration is slower than that of the optically differential reconfigurable gate array using equivalent laser power. So, this paper presents a novel inversion/non-inversion dynamic optically reconfigurable gate array VLSI that combines both architectures. It thereby achieves both advantages of rapid configuration and a high gate count. The experiments undertaken in this study clarify the effectiveness of the inversion/non-inversion optical configuration method.
引用
收藏
相关论文
共 50 条
  • [11] Soft-error tolerance of an optically reconfigurable gate array VLSI
    Fujimori, Takumi
    Watanabe, Minoru
    2018 26TH INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING (ICSENG 2018), 2018,
  • [12] Total Dose Tolerance Analysis of an Optically Reconfigurable Gate Array VLSI
    Yamada, Kaho
    Okazaki, Takeshi
    Watanabe, Minoru
    Watanabe, Nobuya
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [13] A dynamic optically reconfigurable gate array - Perfect emulation
    Seto, Daisaku
    Watanabe, Minoru
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 2008, 44 (5-6) : 493 - 500
  • [14] An 11,424 gate-count zero-overhead dynamic optically reconfigurable gate array VLSI
    Watanabe, Minoru
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 75 - 78
  • [15] A 1,632 gate-count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI
    Watanabe, Minoru
    Kobayashi, Fuminori
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 268 - 273
  • [16] A NON-INVERSION THEOREM FOR THE JUMP OPERATOR
    SHORE, RA
    ANNALS OF PURE AND APPLIED LOGIC, 1988, 40 (03) : 277 - 303
  • [17] Optically reconfigurable gate array
    Mumbru, J
    Panotopoulos, G
    Psaltis, D
    An, X
    Zhou, G
    Mok, F
    29TH APPLIED IMAGERY PATTERN RECOGNITION WORKSHOP, PROCEEDINGS, 2000, : 84 - 84
  • [18] Small Area Implementation for Optically Reconfigurable Gate Array VLSI: FFT Case
    Halim, Ili Shairah Abdul
    Kobayashi, Fuminori
    Watanabe, Minoru
    Mashiko, Koichiro
    Yee, Ooi Chia
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2017, 76 (11): : 697 - 700
  • [19] An optically reconfigurable gate array VLSI driven by an unstabilized power supply unit
    Tsujino, Masashi
    Watanabe, Minoru
    Watanabe, Nobuya
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 279 - 283
  • [20] Optically Reconfigurable Gate Array VLSI That Can Support a Perfect Parallel Configuration
    Goto, Sae
    Watanabe, Minoru
    Watanabe, Nobuya
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 241 - 245