共 50 条
- [41] FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding Journal of Signal Processing Systems, 2012, 68 : 273 - 285
- [42] FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 68 (02): : 273 - 285
- [43] A hardware architecture for intra-prediction of H.264/AVC ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 222 - 228
- [44] A pipelined hardware architecture of deblocking filter in H.264/AVC 2008 THIRD INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA, VOLS 1-3, 2008, : 774 - +
- [45] Hardware architecture design of CABAC codec for H.264/AVC 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 248 - +
- [46] A Novel Hardware Architecture of Deblocking Filter in H.264/AVC 14TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL & COMPUTER ENGINEERING STA 2013, 2013, : 474 - 479
- [47] Hardware architecture design of an H.264/AVC video codec ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 750 - 757
- [48] HARDWARE ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER ALGORITHM 2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, : 683 - +
- [50] Low cost efficient architecture for H.264 motion estimation 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 412 - 415