Efficient hardware architecture for motion estimation based on AVC/H.264

被引：0
|
作者：
Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China [1 ]
机构：
来源：
Gaojishu Tongxin | 2006年 / 10卷 / 1001-1005期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
    Yi-Hau Chen
    Tung-Chien Chen
    Shao-Yi Chien
    Yu-Wen Huang
    Liang-Gee Chen
    Journal of Signal Processing Systems, 2008, 53 : 335 - 347
  • [22] New VLSI architecture for fractional motion estimation of H.264/AVC
    Zheng, Zhao-Qing
    Sang, Hong-Shi
    Lai, Xiao-Ling
    Shen, Xu-Bang
    Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (12): : 2101 - 2108
  • [23] Algorithm and Architecture for Quarter Pixel Motion Estimation for H.264/AVC
    Chatterjee, Sumit K.
    Chakrabarti, Indrajit
    2013 FOURTH NATIONAL CONFERENCE ON COMPUTER VISION, PATTERN RECOGNITION, IMAGE PROCESSING AND GRAPHICS (NCVPRIPG), 2013,
  • [24] VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
    Chen, Yi-Hau
    Chen, Tung-Chien
    Chien, Shao-Yi
    Huang, Yu-Wen
    Chen, Liang-Gee
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (03): : 335 - 347
  • [25] Efficient interpolation architecture design for motion compensation in H.264/AVC
    Dai, Yu
    Li, Dong-Xiao
    Zheng, Wei
    Luo, Kai
    Zhang, Ming
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2009, 43 (02): : 255 - 260
  • [26] A High Efficient Memory Architecture for H.264/AVC Motion Compensation
    Li, Chunshu
    Huang, Kai
    Yan, Xiaolang
    Feng, Jiong
    Ma, De
    Ge, Haitong
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [27] A High Performance Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Refinement
    Correa, Marcel M.
    Schoenknecht, Mateus T.
    Agostini, Luciano V.
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 151 - 156
  • [28] Hardware implementation and validation of the fast variable block size motion estimation architecture for H.264/AVC
    Ben Atitallah, A.
    Arous, S.
    Loukil, H.
    Masmoudi, N.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (08) : 701 - 710
  • [29] A hardware accelerator for H.264/AVC motion compensation
    Tseng, HC
    Chang, CR
    Lin, YL
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 214 - 219
  • [30] FPSoC-Based Architecture for a Fast Motion Estimation Algorithm in H.264/AVC
    Ndili, Obianuju
    Ogunfumni, Tokunbo
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
12345