An adaptive pipelining scheme for H.264/AVC CABAC decoder

被引：0
|
作者：
机构：
[1] Chen, Jie
[2] Ding, Dandan
[3] Yu, Lu
来源：
Ding, D. (dandan2036@163.com) | 1600年 / Inst. of Scientific and Technical Information of China卷 / 19期
关键词：
Pipelines;
D O I：
10.3772/j.issn.1006-6748.2013.04.009
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] High-Throughput H.264/AVC High-Profile CABAC Decoder for HDTV Applications
    Yang, Yao-Chang
    Guo, Jiun-In
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2009, 19 (09) : 1395 - 1399
  • [22] A CABAC encoder design of H.264/AVC with RDO support
    Tian, X. H.
    Le, Thinh M.
    Ho, B. L.
    Lian, Y.
    RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 167 - +
  • [23] High-speed H.264/AVC CABAC decoding
    Yi, Yongseok
    Park, In-Cheol
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (04) : 490 - 494
  • [24] A 1 Gbin/s CABAC Encoder for H.264/AVC
    Fei, Wei
    Zhou, Dajiang
    Goto, Satoshi
    19TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2011), 2011, : 1524 - 1528
  • [25] A Tunable Encryption Scheme and Analysis of Fast Selective Encryption for CAVLC and CABAC in H.264/AVC
    Wang, Yongsheng
    O'Neill, Maire
    Kurugollu, Fatih
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (09) : 1476 - 1490
  • [26] Block-Pipelining Cache for Motion Compensation in High Definition H.264/AVC Video Decoder
    Chen, Xianmin
    Liu, Peilin
    Zhu, Jiayi
    Zhou, Dajiang
    Goto, Satoshi
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1069 - +
  • [27] Context-adaptive binary arithmetic decoder architecture for H.264/AVC
    Abramowski, Andrzej
    Pastuszak, Grzegorz
    10TH IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2010), 2010, : 211 - 214
  • [28] Airithmetic coding architecture for H.264/AVC CABAC compression system
    Osorio, RR
    Bruguera, JD
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 62 - 69
  • [29] A low-power H.264/AVC decoder
    Lin, TA
    Liu, TM
    Lee, CY
    2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 283 - 286
  • [30] Optimization of memory management for H.264/AVC decoder
    Ji, SH
    Park, JW
    Kim, SD
    8TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1-3: TOWARD THE ERA OF UBIQUITOUS NETWORKS AND SOCIETIES, 2006, : U65 - U68
12345