DTMF signals detector using multiplier-less resonators

被引：0
|
作者：
Okinawa National College of Technology, 905 Henoko, Nago-shi, Okinawa 905-2192, Japan [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
IEEJ Trans. Electron. Inf. Syst. | 2006年 / 5卷 / 596-602期
关键词：
18;
D O I：
10.1541/ieejeiss.126.596
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] A novel multiplier-less convolution core for YOLO CNN ASIC implementation
    Shoorangiz Bagherzadeh
    Hassan Daryanavard
    Mohammad Reza Semati
    Journal of Real-Time Image Processing, 2024, 21
  • [42] Multiplier-less realization of a poly-phase filter using LUT-based FPGAs
    Turner, RH
    Woods, R
    Courtney, T
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 192 - 201
  • [43] Coefficient optimization for area-effective multiplier-less FIR filters
    Lin, TJ
    Yang, TH
    Jen, CW
    2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I, PROCEEDINGS, 2003, : 125 - 128
  • [44] Area-effective FIR filter design for multiplier-less implementation
    Lin, TJ
    Yang, TH
    Jen, CW
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 173 - 176
  • [45] Near-optimal Multiplier-Less Broadband Noise Shaping Filters
    Brachtendorf, Hans Georg
    Dalpiaz, Christoph
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2023, 95 (8): : 991 - 1002
  • [46] Multiplier-less and compact FPGA implementation of Mihalas-Niebur neuron
    Kongpoon, Metha
    Leelavattananon, Kritsapon
    2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 321 - 324
  • [47] Near-optimal Multiplier-Less Broadband Noise Shaping Filters
    Hans Georg Brachtendorf
    Christoph Dalpiaz
    Journal of Signal Processing Systems, 2023, 95 : 991 - 1002
  • [48] Coefficient transformations for area-efficient implementation of multiplier-less FIR filters
    Mehendale, M
    Roy, SB
    Sherlekar, SD
    Venkatesh, G
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 110 - 115
  • [49] Multiplier-less VLSI Architecture of 1-D Hilbert Transform pair using Biorthogonal Wavelets
    Ghosh, Sudip
    Talapatra, Somsubhra
    Chatterjee, Navonil
    Reddy, Nagakumar
    Maity, Santi P.
    Rahaman, Hafizur
    2013 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2013,
  • [50] A Deterministic Low-Complexity Approximate (Multiplier-Less) Technique for DCT Computation
    Huang, Junqi
    Kumar, T. Nandha
    Almurib, Haider A. F.
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 3001 - 3014
12345