共 50 条
- [11] On the suitability and development of layout templates for analog layout reuse and layout-aware synthesis VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 661 - 672
- [12] Layout-aware gate duplication and buffer insertion 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1367 - +
- [13] Incremental Layout-Aware Analog Design Methodology 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 486 - 489
- [14] Layout-Aware Yield Prediction of Photonic Circuits 2018 IEEE 15TH INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2018, : 93 - 94
- [15] Layout-aware RF circuit synthesis driven by worst case parasitic corners 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 444 - 449
- [16] Layout-aware through-process circuit analysis 2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 176 - 180
- [17] Layout-Aware Variability Characterization of CMOS Current Sources IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 696 - 705
- [18] Validation of RF MOSFET transistor layout-aware macromodel ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 524 - 527
- [19] Perceptually Inspired Layout-Aware Losses for Image Segmentation COMPUTER VISION - ECCV 2014, PT II, 2014, 8690 : 663 - 678