A new design methodology of low power asynchronous comparator

被引：0
|
作者：
Jiang, Xiao-Bo [1 ]
Ye, De-Sheng [1 ]
机构：
[1] School of Electronic and Information Engineering, South China University of Technology, Guangzhou, Guangdong 510641, China
来源：
Tien Tzu Hsueh Pao/Acta Electronica Sinica | 2012年 / 40卷 / 08期
关键词：
D O I：
10.3969/j.issn.0372-2112.2012.08.024
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1650 / 1654
相关论文
共 50 条
  • [21] Design of Low Power 12-bit Magnitude Comparator
    Mukherjee, Dwip Narayan
    Panda, Saradindu
    Maji, Bansibadan
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 103 - 109
  • [22] Design of low power comparator-reduced hybrid ADC
    Molaei, Hasan
    Hajsadeghi, Khosrow
    Khorami, Ata
    MICROELECTRONICS JOURNAL, 2018, 79 : 79 - 90
  • [23] Design methodology of CMOS low power
    Hao Dongyan
    Zhang Ming
    Zheng Wei
    2005 IEEE International Conference on Industrial Technology - (ICIT), Vols 1 and 2, 2005, : 178 - 182
  • [24] A CMOS low-power, high-speed, asynchronous comparator for synchronous rectification applications
    Levy, G
    Piovaccari, A
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 541 - 544
  • [25] Low power design of asynchronous datapath for LDPC decoder
    Jiang, Xiao-Bo
    Ye, De-Sheng
    Wu, Wen-Tao
    Xu, Xiang-Min
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2013, 41 (04): : 685 - 689
  • [26] A Low Power UART Design Based on Asynchronous Techniques
    Bhadra, Dipanjan
    Vij, Vikas S.
    Stevens, Kenneth S.
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 21 - 24
  • [27] Design of asynchronous pipelines for low-power microprocessor
    Shi, Wei
    Wang, You-Rui
    Chen, Fang-Yuan
    Ren, Hong-Guang
    Lu, Hong-Yi
    Wang, Zhi-Ying
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2009, 31 (05): : 33 - 37
  • [28] Low Power Design of Asynchronous Datapath for LDPC Decoder
    Jiang, XiaoBo
    Ye, DeSheng
    Li, HongYuan
    Wu, WenTao
    Xu, XiangMin
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (09) : 1857 - 1863
  • [29] Design and VLSI implemetation of an asynchronous low power microcontroller
    Yu, Y
    Zhou, L
    Min, H
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 797 - 799
  • [30] Low power methodology and design techniques for processor design
    Brennan, JP
    Dean, A
    Kenyon, S
    Ventrone, S
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 268 - 273
12345