Study on the influence mechanism of gate oxide degradation on DM EMI signals in SiC MOSFET

被引:0
|
作者
Dong, Chao [1 ]
Gao, Sai [1 ]
Liu, Yulin [1 ]
Wang, Gengji [1 ]
Yin, Jinliang [1 ]
Du, Mingxing [1 ]
机构
[1] Tianjin Univ Technol, Tianjin Key Lab New Energy Power Convers Transmiss, Tianjin, Peoples R China
关键词
SiC MOSFET; Gate oxide degradation; DM EMI; Amplitude-frequency characteristics; ELECTRICAL PARAMETERS; POWER; NOISE;
D O I
10.1016/j.mejo.2024.106460
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates gate oxide degradation and its influence on Differential Mode(DM) EMI signals. The study reveals that changes in the parasitic capacitance within the chip, resulting from gate oxide degradation, can modify the amplitude-frequency characteristics of DM EMI signals, leading to unexpected transmission outcomes. This paper subjects SiC MOSFET modules to periodic high-temperature gate bias stress, extracts the spectrum characteristics of DM EMI, and assesses the impact of junction temperature. The analysis explores the impact of gate oxide degradation on low and high frequency DM EMI signals. Experimental results reveal distinct sensitivities of amplitude-frequency characteristics in the DM EMI signals to temperature variations and responses to gate oxide degradation at various frequency bands. The extrapolation of the correlation between the frequency-domain characteristics of the DM EMI signals and the degree of gate oxide degradation introduces a novel approach to evaluate the lifespan of power electronic devices.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Influence of peak gate current and rate of rise of gate current on switching behaviour of SiC MOSFET
    Pilli, Naresh K.
    Singh, Santosh K.
    2017 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE (ITEC-INDIA), 2017,
  • [22] Gate Oxide Reliability Assessment of a SiC MOSFET for High Temperature Aeronautic Applications
    Santini, Thomas
    Sebastien, Morand
    Florent, Miller
    Luong-Viet Phung
    Allard, Bruno
    2013 IEEE ECCE ASIA DOWNUNDER (ECCE ASIA), 2013, : 385 - 391
  • [23] Characterization of Early Breakdown of SiC MOSFET Gate Oxide by Voltage Ramp Tests
    Zheng, Yongju
    Potera, Rahul
    Witt, Tony
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [24] SiC MOSFET Gate Driver Design Based on Interference Dynamic Response Mechanism
    Shao T.
    Zheng T.Q.
    Li Z.
    Li H.
    Liu J.
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2021, 36 (20): : 4204 - 4214
  • [25] Effect of Split-Gate Structure in SiC MOSFET on Single-Event Gate Oxide Damage
    Qiu, Leshan
    Bai, Yun
    Chen, Yan
    Xiao, Yiping
    Ding, Jieqin
    Tang, Yidan
    Tian, Xiaoli
    Liu, Chaoming
    Liu, Xinyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (03) : 1053 - 1059
  • [26] Influence of Paralleled SiC MOSFET on Turn-off Gate Voltage Oscillation
    Zhu, Ye
    Li, Han
    Luo, Cheng
    Liu, Yong
    Wan, Cheng
    Ma, Jie
    2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 683 - 689
  • [27] Comparative Study of SiC MOSFET and JFET using an Active Gate Driver
    Sengupta, Arijit
    Agamy, Mohammed
    2022 IEEE 4TH GLOBAL POWER, ENERGY AND COMMUNICATION CONFERENCE (IEEE GPECOM2022), 2022, : 63 - 68
  • [28] Considerations for SiC super junction MOSFET: On-resistance, gate structure, and oxide shield
    Liu, Sihang
    Huang, Mingmin
    Wang, Maojun
    Zhang, Meng
    Wei, Jin
    MICROELECTRONICS JOURNAL, 2023, 137
  • [29] 3C-SiC MOSFET with High Channel Mobility and CVD Gate Oxide
    Kobayashi, Motoki
    Uchida, Hidetsugu
    Minami, Akiyuki
    Sakata, Toyokazu
    Esteve, Romain
    Schoener, Adolf
    SILICON CARBIDE AND RELATED MATERIALS 2010, 2011, 679-680 : 645 - +
  • [30] A new mechanism for gate oxide degradation and its applications
    Liu, CH
    Fu, KY
    DeMassa, TA
    Sanchez, JJ
    1998 IEEE INTERNATIONAL INTEGRATED RELIABIILTY WORKSHOP FINAL REPORT, 1998, : 68 - 71