Component Dependencies Based Network-on-Chip Test

被引:1
|
作者
Huang, Letian [1 ]
Zhao, Tianjin [1 ,2 ]
Wang, Ziren [1 ,2 ]
Zhan, Junkai [1 ,3 ]
Wang, Junshi [1 ,3 ]
Wang, Xiaohang [4 ]
机构
[1] Univ Elect Sci & Technol China, Chengdu 610054, Peoples R China
[2] T Head Semicond Co Ltd, Chengdu 311121, Peoples R China
[3] Arm Technol China Co Ltd, Shanghai 200233, Peoples R China
[4] Zhejiang Univ, Hangzhou 310058, Peoples R China
关键词
Costs; Built-in self-test; Schedules; Routing; Computers; Vectors; Topology; Network-on-chip; reliability; online test; design-for-test;
D O I
10.1109/TC.2024.3457732
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-line test of NoC is essential for its reliability. This paper proposed an integral test solution for on-line test of NoC to reduce the test cost and improve the reliability of NOC. The test solution includes a new partitioning method, as well as a test method and a test schedule which are based on the proposed partitioning method. The new partitioning method partitions the NoC into a new type of basis unit under test (UUT) named as interdependent components based unit under test (iDC-UUT), which applies component test methods. The iDC-UUT have very low level of functional interdependency and simple physical connection, which results in small test overhead and high test coverage. The proposed test method consists of DFT architecture, test wrapper and test vectors, which can speed-up the test procedure and further improve the test coverage. The proposed test schedule reduces the blockage probability of data packets during testing by increasing the degree of test disorder, so as to further reduce the test cost. Experimental results show that the proposed test solution reduces power and area by 12.7% and 22.7% over an existing test solution. The average latency is reduced by 22.6% to 38.4% over the existing test solution.
引用
收藏
页码:2805 / 2816
页数:12
相关论文
共 50 条
  • [31] The Chip Is the Network: Toward a Science of Network-on-Chip Design
    Marculescu, Radu
    Bogdan, Paul
    FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2007, 2 (04): : 371 - 461
  • [32] The design and test of a smartcard chip using a CHAIN self-timed network-on-chip
    Bainbridge, WJ
    Plana, LA
    Furber, SB
    DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 274 - 279
  • [33] Dynamic Energy and Reliability Management in Network-on-Chip based Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [34] Fuzzy Flow Regulation for Network-on-Chip based Chip Multiprocessors Systems
    Yao, Yuan
    Lu, Zhonghai
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 343 - 348
  • [35] Design of network-on-chip groupware based on hamming code and built-in self-test
    Ouyang Y.-M.
    Ni J.-Z.
    Liang H.-G.
    Yingyong Kexue Xuebao/Journal of Applied Sciences, 2010, 28 (05): : 519 - 526
  • [36] Traffic Characterization Based Stochastic Modelling of Network-on-Chip
    Adusumilli, Vijaya Bhaskar
    Tg, Venkatesh
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 1215 - 1222
  • [37] A Hierarchical Butterfly-based Photonic Network-on-Chip
    Wang, Junhui
    Li, Baoliang
    Feng, Quanyou
    Lu, Jia
    Dou, Wenhua
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 1978 - 1981
  • [38] An FPGA based open source Network-on-Chip architecture
    Ehliar, Andreas
    Liu, Dake
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 800 - 803
  • [39] Introducing the SuperGT network-on-chip
    Marescaux, Theodore
    Corporaal, Henk
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 116 - +
  • [40] An Approximate Multiplane Network-on-Chip
    Wang, Ling
    Wang, Yadong
    Wan, Xiaohang
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 234 - 239