A 3D IC self-test and recovery method based on Through Silicon Via defect modeling

被引:0
|
作者
Yu, Le [1 ,2 ]
Yang, Hai-Gang [1 ]
Xie, Yuan-Lu [1 ]
Zhang, Jia [1 ,2 ]
Zhang, Chun-Hong [1 ,2 ]
Wei, Yuan-Feng [1 ]
机构
[1] Institute of Electronics, Chinese Academy of Sciences, Beijing 100190, China
[2] Graduate University, Chinese Academy of Sciences, Beijing 100049, China
关键词
Compilation and indexing terms; Copyright 2024 Elsevier Inc;
D O I
10.3724/SP.J.1146.2012.00048
中图分类号
学科分类号
摘要
Defects - Three dimensional computer graphics
引用
收藏
页码:2247 / 2253
相关论文
共 50 条
  • [1] Modeling of Electromigration in Through-Silicon-Via Based 3D IC
    Pak, Jiwoo
    Pathak, Mohit
    Lim, Sung Kyu
    Pan, David Z.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1420 - 1427
  • [2] Through Silicon Via(TSV) Defect/Pinhole Self Test Circuit for 3D-IC
    Tsai, Menglin
    Klooz, Amy
    Leonard, Alexander
    Appel, Jennie
    Franzon, Paul
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 170 - 177
  • [3] Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods
    Yi Lou
    Zhuo Yan
    Fan Zhang
    Paul D. Franzon
    Journal of Electronic Testing, 2012, 28 : 27 - 38
  • [4] Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods
    Lou, Yi
    Yan, Zhuo
    Zhang, Fan
    Franzon, Paul D.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 27 - 38
  • [5] Thermal aware Graphene Based Through Silicon Via Design for 3D IC
    Hossain, Nahid M.
    Hossain, MunEm
    Bin Yousuf, Abdul Hamid
    Chowdhury, Masud H.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [6] Fault Isolation of Short Defect in Through Silicon Via (TSV) based 3D-IC
    Jung, Daniel H.
    Cho, Jonghyun
    Kim, Heegon
    Kim, Jonghoon J.
    Kim, Hongseok
    Kim, Joungho
    Bae, Hyun-Cheol
    Choi, Kwang-Seong
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [7] Thermal assessment of copper through silicon via in 3D IC
    Shin, Younhwan
    Kim, Sarah Eunkyung
    Kim, Sungdong
    MICROELECTRONIC ENGINEERING, 2016, 156 : 2 - 5
  • [8] Analytical and finite element methodology modeling of the thermal management of 3D IC with through silicon via
    Wu, Mei-Ling
    Lan, Jia-Shen
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2016, 28 (04) : 177 - 187
  • [9] Defect Detection for 3D Through Silicon via Based on Machine Learning Approach
    Huang, Yu-Jung
    Pan, Chung-Long
    Guo, MeiHui
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1175 - 1179
  • [10] Hardware Efficient Built-in Self-test Architecture for Power and Ground TSVs in 3D IC
    Han, Donghyun
    Lee, Youngkwang
    Lee, Sooryeong
    Kang, Sungho
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 101 - 102