共 50 条
- [41] Inter Multi processor communication scheme and shared memory control in the HDTV decoder SOC design PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 304 - 307
- [42] Design and implementation of the 2nd-generation HDTV prototype video encoder of China VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2000, PTS 1-3, 2000, 4067 : 543 - 550
- [43] AVS video decoder system modeling and design based on SystemC 2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 382 - +
- [44] Design and implementation of HDTV PES encoder 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 382 - 385
- [46] A lossless memory reduction and efficient frame storage architecture for HDTV video decoder 2008 INTERNATIONAL CONFERENCE ON AUDIO, LANGUAGE AND IMAGE PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2008, : 593 - 598
- [47] MPEG audio video decoder with 2D graphic engine for HDTV IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, 2000, : 382 - 383
- [48] Reference Data Predicting Cache for Motion Compensation in HDTV AVS Video Decoder 2ND INTERNATIONAL SYMPOSIUM ON COMPUTER NETWORK AND MULTIMEDIA TECHNOLOGY (CNMT 2010), VOLS 1 AND 2, 2010, : 341 - 344
- [49] A DSP based MPEG-2 video decoder for HDTV or multichannel SDTV PROCEEDINGS OF THE 2002 IEEE WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 2002, : 134 - 137