共 50 条
- [31] An AVS Video Decoder Design and Implementation Based On Parallel Algorithm 12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2, 2010, : 1606 - 1609
- [33] H.264 video decoder design: Beyond RTL design implementation 2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 107 - 112
- [34] Design and implementation of HDTV encoder system with parallel processing architecture ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 722 - 726
- [35] On-Chip Bus Design for HDTV SoC Decoder 2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
- [36] An implemented VLSI architecture of inverse quantizer for AVS HDTV video decoder 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 306 - 309
- [38] AVS HDTV video decoder architecture based on HW/SW partitioning Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2008, 45 (03): : 510 - 518
- [39] Research and Design of AVS Video Decoder Bit Rate Control ADVANCES IN ENERGY SCIENCE AND TECHNOLOGY, PTS 1-4, 2013, 291-294 : 2913 - 2916