Omitting cache look-up for high-performance, low-power microprocessors

被引：0

作者：

Inoue, Koji ^{[1
]}

Moshnyaga, Vasily G. ^{[1
]}

Murakami, Kazuaki ^{[2
]}

机构：

[1] Department of Electonics and Computer Science, Fukuoka University, Japan

[2] Department of Informatics, Kyushu University, Japan

来源：

IEICE Transactions on Electronics | 2002年 / E85-C卷 / 02期

关键词：

Buffer storage - Computer architecture - Energy utilization;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

In this paper, we propose a novel architecture for low-power direct-mapped instruction caches, called history-based tag-comparison (HBTC) cache. The cache attempts to reuse tag-comparison results for avoiding unnecessary tag checks. Execution footprints are recorded into an extended BTB (Branch Target Buffer). In our evaluation, it is observed that the energy for tag comparison can be reduced by more than 90% in many applications.

引用

页码：279 / 287

共 50 条

[41] Design of Low-Power High-Performance FinFET Standard Cells
Wang, Tian
Cui, Xiaoxin
Liao, Kai
Liao, Nan
Yu, Dunshan
Cui, Xiaole
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (05) : 1789 - 1806
[42] Custom Design in a Low-Power/High-Performance ASIC World
Garibay, Ty
Reis, Richard
2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 1 - 2
[43] A high-performance,low-power ∑△ ADC for digital audio applications
罗豪
韩雁
张泽松
韩晓霞
马绍宇
应鹏
朱大中
半导体学报, 2010, 31 (05) : 114 - 120
[44] High-performance low-power sensing scheme for nanoscale SRAMs
Valaee, A.
Al-Khalili, A. J.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (06): : 406 - 413
[45] High-Performance, Low-Power Resonant Clocking Embedded Tutorial
Guthaus, Matthew R.
Taskin, Baris
2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 742 - 745
[46] A high-performance, low-power complementary coupled BiCMOS circuit
Leung, WC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 610 - 612
[47] A High-Performance Low-Power Barrett Modular Multiplier for Cryptosystems
Zhang, Bo
Cheng, Zeming
Pedram, Massoud
2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2021,
[48] High-performance low-power approximate Wallace tree multiplier
Abed, Sa'ed
Khalil, Yasser
Modhaffar, Mahdi
Ahmad, Imtiaz
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2334 - 2348
[49] Bus encoding for low-power high-performance memory systems
Chang, N
Kim, K
Cho, J
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 800 - 805
[50] Two New Low-Power and High-Performance Full Adders
Moaiyeri, Mohammad Hossein
Mirzaee, Reza Faghih
Navi, Keivan
JOURNAL OF COMPUTERS, 2009, 4 (02) : 119 - 126

← 1 2 3 4 5 →