3D Stacking Process Technologies for Advanced CMOS Image Sensors

被引：0
|
作者：
Iwamoto H. [1 ]
Kagawa Y. [1 ]
机构：
[1] Sony Semiconductor Solutions Corporation, 4-14-1 Asahi-cho, Kanagawa, Atsugi-shi
来源：
Journal of Japan Institute of Electronics Packaging | 2024年 / 27卷 / 01期
关键词：
D O I：
10.5104/jiep.27.163
中图分类号：
学科分类号：
摘要：
[No abstract available]
引用
收藏
页码：163 / 168
页数：5
相关论文
共 50 条
  • [31] FET Arrays as CPI Sensors for 3D Stacking and Packaging Characterization
    Ivankovic, A.
    Cherman, V.
    Van der Plas, G.
    Vandevelde, B.
    Beyer, G.
    Beyne, E.
    De Wolf, I.
    Vandepitte, D.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [32] Reliable 300 mm Wafer Level Hybrid Bonding for 3D Stacked CMOS Image Sensors
    Lhostis, S.
    Farcy, A.
    Deloffre, E.
    Lorut, F.
    Mermoz, S.
    Henrion, Y.
    Berthier, L.
    Bailly, F.
    Scevola, D.
    Guyader, F.
    Gigon, F.
    Besset, C.
    Pellissier, S.
    Gay, L.
    Hotellier, N.
    Le Berrigo, A. -L.
    Moreau, S.
    Balan, V.
    Fournel, F.
    Jouve, A.
    Cheramy, S.
    Arnoux, M.
    Rebhan, B.
    Maier, G. A.
    Chitu, L.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 869 - 876
  • [33] 3-D optical and electrical simulation for CMOS image sensors
    Mutoh, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (01) : 19 - 25
  • [34] Monolithic 3D Integration in a CMOS Process Flow
    Fitzgerald, E. A.
    Yoon, S. F.
    Tan, C. S.
    Palacios, T.
    Zhou, X.
    Peh, L. S.
    Boon, C. C.
    Kohen, D. A.
    Lee, K. H.
    Liu, Z. H.
    Choi, P.
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
  • [35] 3D Modeling of CMOS Image Sensor: From Process to Opto-Electronic Response
    Li, Z. M. Simon
    Xiao, Y. G.
    Uehara, K.
    Lestrade, M.
    Gao, S.
    Fu, Y.
    Li, Z. Q.
    Zhou, Y. J.
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [36] Impact of 3D Stacking on the TSV-induced Stress and the CMOS Characteristics
    Dote, Aki
    Tashiro, Hiroko
    Kitada, Hideki
    Tadaki, Shinji
    Miyahara, Shoichi
    Sakuyama, Seiki
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [37] Underfill material Screening and Process Characterization for 3D Stacking
    Rebibis, K. J.
    LaManna, A.
    Gerets, C.
    Wang, T.
    Daily, R.
    Capuz, G.
    Miller, Andy
    Beyne, E.
    Swinnen, B.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [38] 3-D Stackable Offset-Via Antifuse by Cu BEOL Process in Advanced CMOS Technologies
    Yeh, Li-Yu
    Chang, Ya-Lin
    Chih, Yue-Der
    Chang, Jonathan
    Lin, Chrong-Jung
    King, Ya-Chin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6273 - 6278
  • [39] High productive 3D stacking process "Molded reflow"
    Honda, Kazutaka
    Noma, Hirokazu
    Onozeki, Hitoshi
    Fukuzumi, Shizu
    Ozaki, Yoshinobu
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 719 - 724
  • [40] Using 3D printing technologies for micromechanical sensors production
    Tirtichny, A.
    II INTERNATIONAL SCIENTIFIC CONFERENCE ON APPLIED PHYSICS, INFORMATION TECHNOLOGIES AND ENGINEERING 25, PTS 1-5, 2020, 1679
12345