Distributed architecture of the high performance router

被引：0
|
作者：
Ma, Q.S.
Wang, H.Y.
机构：
来源：
Xiaoxing Weixing Jisuanji Xitong/Mini-Micro Systems | 2001年 / 22卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] High performance medical image registration using a distributed blackboard architecture
    Tait, Roger J.
    Schaefer, Gerald
    Hopgood, Adrian A.
    Nakashima, Tomoharu
    2007 IEEE SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE IN IMAGE AND SIGNAL PROCESSING, 2007, : 252 - +
  • [32] A high performance object-oriented distributed parallel database architecture
    Taniar, D
    Jiang, Y
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1998, 1401 : 498 - 507
  • [33] An area efficient high performance DCT distributed architecture for video compression
    Chen, Yanling
    Cao, Xixin
    Xie, Qingqing
    Peng, Chungan
    9TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: TOWARD NETWORK INNOVATION BEYOND EVOLUTION, VOLS 1-3, 2007, : 238 - +
  • [34] A multiplexing algorithm for high-density linecard in distributed router
    Zhang, Xiaohui
    Wu, Jiangxing
    Jia, Fenggen
    DCABES 2006 Proceedings, Vols 1 and 2, 2006, : 128 - 132
  • [35] IPv4/IPv6 forwarding control architecture in distributed router
    Kang, YH
    Kim, T
    8TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1-3: TOWARD THE ERA OF UBIQUITOUS NETWORKS AND SOCIETIES, 2006, : U2152 - U2155
  • [36] Performance Analysis of Shared Buffer Router Architecture for Low Power Applications
    Deivakani, M.
    Shanthi, D.
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (06) : 736 - 744
  • [37] BiLink: A high performance NoC router architecture using bi-directional link with double data rate
    Zhu, Jingyang
    Qian, Zhiliang
    Tsui, Chi-Ying
    INTEGRATION-THE VLSI JOURNAL, 2016, 55 : 30 - 42
  • [38] A low-cost, fault-tolerant and high-performance router architecture for on-chip networks
    Valinataj, Mojtaba
    Shahiri, Mostafa
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 151 - 163
  • [39] Architecture design, performance analysis and VLSI implementation of a reconfigurable shared buffer for high-speed switch/router
    Wu, Ling
    Li, Cheng
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2009, 22 (02) : 159 - 186
  • [40] Design of a high-performance router with distributed shared-buffer for load balancing for on-chip networks
    Rezaei-Zare, Mina
    Fathy, Mahmood
    Rezaei-Zare, Afshin
    MICROELECTRONICS JOURNAL, 2023, 132
12345