An evolutionary algorithm for concurrent scheduling and allocation in the process of integrated-circuit design

被引：0

|

作者：

Papa, Gregor ^{[1
]}

Šilc, Jurij ^{[1
]}

Bratkovič, Franc ^{[2
]}

机构：

[1] Institut Jozef Stefan, Odsek za Računalniske Sisteme, Jamova c. 39, 1000 Ljubljana, Slovenia

[2] Univerza v Ljubljana, Fakulteta za Elektrotehniko, Trzaška c. 25, 1000 Ljubljana, Slovenia

来源：

Elektrotehniski Vestnik/Electrotechnical Review | 2003年 / 70卷 / 04期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

7

引用

收藏

页码：202 / 207

相关论文

共 50 条

[31] INTEGRATED-CIRCUIT DESIGN FOR TANGENT DIGITIZERS.
Smirnov, Yu.S.
Shishkov, A.B.
Measurement Techniques, 1986, 29 (05) : 377 - 379
[32] CELL MATRIX METHODOLOGIES FOR INTEGRATED-CIRCUIT DESIGN
CARTER, TM
SMITH, KF
JACOBS, SR
NEFF, RM
INTEGRATION-THE VLSI JOURNAL, 1990, 9 (01) : 81 - 97
[33] WAFER DESIGN AND CHARACTERIZATION FOR INTEGRATED-CIRCUIT PROCESSES
SCHINDLER, R
HUBER, D
REFFLE, J
ACS SYMPOSIUM SERIES, 1985, 290 : 310 - 333
[34] A SURVEY OF OPTIMIZATION TECHNIQUES FOR INTEGRATED-CIRCUIT DESIGN
BRAYTON, RK
HACHTEL, GD
SANGIOVANNIVINCENTELLI, AL
PROCEEDINGS OF THE IEEE, 1981, 69 (10) : 1334 - 1362
[35] DATA-STRUCTURES FOR INTEGRATED-CIRCUIT DESIGN
CURATELLI, F
MILANO, A
PEROTTI, F
ALTA FREQUENZA, 1988, 57 (06): : 189 - 195
[36] Concurrent operation scheduling and unit allocation with an evolutionary technique
Papa, G
Silc, J
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 430 - 433
[37] AUTOMATED PARAMETRIC TESTERS TO MONITOR THE INTEGRATED-CIRCUIT PROCESS
KAEMPF, U
SOLID STATE TECHNOLOGY, 1981, 24 (09) : 81 - 87
[38] POISSON-PROCESS AND INTEGRATED-CIRCUIT YIELD PREDICTION
HEMMERT, RS
SOLID-STATE ELECTRONICS, 1981, 24 (06) : 511 - 515
[39] A HIGH-PERFORMANCE BIPOLAR INTEGRATED-CIRCUIT PROCESS
PECENCO, IV
WANG, AS
HEWLETT-PACKARD JOURNAL, 1982, 33 (09): : 27 - 29
[40] A PROGRAMMABLE FUZZIFIER INTEGRATED-CIRCUIT - SYNTHESIS, DESIGN, AND FABRICATION
YAMAKAWA, T
KABUO, H
INFORMATION SCIENCES, 1988, 45 (02) : 75 - 112

← 1 2 3 4 5 →