An evolutionary algorithm for concurrent scheduling and allocation in the process of integrated-circuit design

被引：0

|

作者：

Papa, Gregor ^{[1
]}

Šilc, Jurij ^{[1
]}

Bratkovič, Franc ^{[2
]}

机构：

[1] Institut Jozef Stefan, Odsek za Računalniske Sisteme, Jamova c. 39, 1000 Ljubljana, Slovenia

[2] Univerza v Ljubljana, Fakulteta za Elektrotehniko, Trzaška c. 25, 1000 Ljubljana, Slovenia

来源：

Elektrotehniski Vestnik/Electrotechnical Review | 2003年 / 70卷 / 04期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

7

引用

收藏

页码：202 / 207

相关论文

共 50 条

[21] HMIC - A SILICON MICROWAVE INTEGRATED-CIRCUIT PROCESS
不详
MICROWAVE JOURNAL, 1994, 37 (01) : 136 - &
[22] PROCESS MODELING OF INTEGRATED-CIRCUIT DEVICE TECHNOLOGY
DUTTON, RW
HANSEN, SE
PROCEEDINGS OF THE IEEE, 1981, 69 (10) : 1305 - 1320
[23] SILICON-WAFERS FOR INTEGRATED-CIRCUIT PROCESS
LEROY, B
REVUE DE PHYSIQUE APPLIQUEE, 1986, 21 (08): : 467 - 488
[24] NUCLEAR MICROPROBE FOR INTEGRATED-CIRCUIT PROCESS INSPECTION
TAKAI, M
MIMURA, R
SAWARAGI, H
AIHARA, R
SCANNING MICROSCOPY, 1993, 7 (03) : 815 - 823
[25] JOSEPHSON INTEGRATED-CIRCUIT PROCESS FOR SCIENTIFIC APPLICATIONS
SANDSTROM, RL
KLEINSASSER, AW
GALLAGHER, WJ
RAIDER, SI
IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 1484 - 1488
[26] CADIC - AN EFFICIENT INTEGRATED-CIRCUIT DESIGN AID
SWAN, GB
EADES, JD
COMPUTER-AIDED DESIGN, 1984, 16 (02) : 104 - 104
[27] VIRTUAL-REALITY FOR INTEGRATED-CIRCUIT DESIGN
TREGO, L
AEROSPACE ENGINEERING, 1995, 15 (08) : 7 - 7
[28] TEST DEVICE STRUCTURES FOR INTEGRATED-CIRCUIT DESIGN, PROCESS TECHNOLOGY DEVELOPMENT AND EVALUATION
SRIVASTAVA, A
MICROELECTRONICS AND RELIABILITY, 1982, 22 (02): : 195 - 206
[29] A CAD PACKAGE FOR MICROWAVE INTEGRATED-CIRCUIT DESIGN
ELRABAIE, S
MICROWAVE JOURNAL, 1990, 33 (04) : 275 - &
[30] A CAD PACKAGE FOR MICROWAVE INTEGRATED-CIRCUIT DESIGN
MCGRATH, FJ
MURPHY, PJ
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1987, 24 (04) : 319 - 324

← 1 2 3 4 5 →