Modeling of subthreshold characteristics of deep-submicrometer FD devices

被引：0

作者：

Cheng, Bin-Jie ^{[1
]}

Shao, Zhi-Biao ^{[1
]}

Tang, Tian-Tong ^{[1
]}

Shen, Wen-Zhen ^{[1
]}

Zhao, Wen-Kui ^{[1
]}

机构：

[1] Xi'an Jiaotong Univ., Xi'an 710049, China

来源：

Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors | 2001年 / 22卷 / 07期

关键词：

Leakage currents - Mathematical models - Semiconducting films - Semiconducting silicon compounds - Threshold voltage;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

A third-order quasi-cubic silicon film potential function in the vertical direction is assumed for FD-SOI device, and the surface potential formula is obtained via solving the two-dimensional Poisson equation in the subthreshold region. The surface potential model in the deep-submicrometer FD device is presented by introducing some new parameters to describe the DIBL effect. Based on it, a drain current model in the subthreshold region is developed, which can predict the accurate sub-threshold drain current characteristics. The models are verified by comparing with the two-dimensional device simulator, MEDICI.

引用

页码：908 / 914

共 50 条

[31] Hot-carrier reliability in deep-submicrometer LATID NMOSFETs
Rafí, JM
Campabadal, F
MICROELECTRONICS RELIABILITY, 2000, 40 (4-5) : 743 - 746
[32] Deep-Submicrometer AlGaN/GaN HEMTs With Slant Field Plates
Pei, Y.
Chen, Z.
Brown, D.
Keller, S.
Denbaars, S. P.
Mishra, U. K.
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 328 - 330
[33] THE EFFECT OF DOPING PROFILE VARIATIONS UPON DEEP-SUBMICROMETER MOSFETS
BREWS, JR
ZHOU, ZY
BUXO, J
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 155 - 161
[34] Exploiting gate leakage in deep-submicrometer CMOS for input offset adaptation
Hafliger, P.
Berge, H. K. O.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 127 - 130
[35] Modelling the threshold voltage of deep-submicrometer fully depleted SOI MOSFETs
Wang, HM
Xi, XM
Zhang, X
Wang, YY
ELECTRONICS LETTERS, 1997, 33 (16) : 1415 - 1416
[36] Single Event Upsets in Deep-Submicrometer Technologies Due to Charge Sharing
Amusan, Oluwole A.
Massengill, Lloyd W.
Baze, Mark P.
Sternberg, Andrew L.
Witulski, Arthur F.
Bhuva, Bharat L.
Black, Jeffrey D.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) : 582 - 589
[37] THRESHOLD VOLTAGE MODEL FOR DEEP-SUBMICROMETER FULLY DEPLETED SOI MOSFETS
BANNA, SR
CHAN, PCH
KO, PK
NGUYEN, CT
CHAN, MS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1949 - 1955
[38] DEEP-SUBMICROMETER CHANNEL DESIGN IN SILICON-ON-INSULATOR (SOI) MOSFETS
SU, LT
JACOBS, JB
CHUNG, JE
ANTONIADIS, DA
IEEE ELECTRON DEVICE LETTERS, 1994, 15 (05) : 183 - 185
[39] Estimation of power dissipation for transmission lines in deep-submicrometer ULSI circuits
Cappuccino, G
Cocorullo, G
Corsonello, P
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 1999, 22 (02) : 97 - 101
[40] Comparison of deep-submicrometer conventional and retrograde n-MOSFET's
Ma, ST
Brews, JR
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (08) : 1573 - 1579

← 1 2 3 4 5 →