Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures

被引:0
|
作者
Furuta, Mamoru [1 ]
Uraoka, Yukiharu [1 ]
Fuyuki, Takashi [2 ]
机构
[1] TMDTCL, 1-9-2, Hatara, Fukaya, Saitama 366-0032, Japan
[2] Graduate School of Materials Sci., Nara Institute of Sci. and Technol., 8916-5, Takayama, Ikoma, Nara 630-0192, Japan
关键词
D O I
10.1143/jjap.42.4257
中图分类号
学科分类号
摘要
Thin film transistors
引用
收藏
页码:4257 / 4260
相关论文
共 50 条
  • [31] Excimer laser annealed poly-Si thin film transistor with self-aligned lightly doped drain structure
    Kim, YH
    Hwang, CS
    Song, YH
    Chung, CH
    Ko, YW
    Sohn, CY
    Kim, BC
    Lee, JH
    THIN SOLID FILMS, 2003, 440 (1-2) : 169 - 173
  • [32] EFFECTS OF F+ IMPLANTATION ON THE CHARACTERISTICS OF POLY-SI FILMS AND LOW-TEMPERATURE N-CH POLY-SI THIN-FILM TRANSISTORS
    PARK, JW
    AHN, BT
    LEE, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (03): : 1436 - 1441
  • [33] LOW-TEMPERATURE ACTIVATION OF IMPURITIES IMPLANTED BY ION DOPING TECHNIQUE FOR POLY-SI THIN-FILM TRANSISTORS
    MATSUO, M
    NAKAZAWA, T
    OHSHIMA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (12B): : 4567 - 4569
  • [34] Fabrication of high performance low-temperature poly-Si thin-film transistors using a modulated process
    Fan, CL
    Chen, MC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2002, 149 (04) : H93 - H97
  • [35] Oxide Thinning and Structure Scaling Down Effect of Low-Temperature Poly-Si Thin-Film Transistors
    Ma, William Cheng-Yu
    Chiang, Tsung-Yu
    Lin, Je-Wei
    Chao, Tien-Sheng
    JOURNAL OF DISPLAY TECHNOLOGY, 2012, 8 (01): : 12 - 17
  • [36] Low-temperature (< 100°C) poly-si thin film fabrication on glass
    Wang, Cheng-Long
    Fan, Duo-Wang
    Sun, Shuo
    Zhang, Fu-Jia
    Liu, Hong-Zhong
    Chinese Physics Letters, 2009, 26 (01)
  • [37] Temperature Dependences of Transistor Characteristics of Single-Drain and Lightly-Doped-Drain Poly-Si TFTs
    Kimura, M.
    Taya, J.
    Nakashima, A.
    2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 233 - 239
  • [38] Analysis of reliability in low-temperature poly-Si thin film transistors using pico-second time-resolved emission microscope
    Uraoka, Y
    Hirai, N
    Yano, H
    Hatayama, T
    Fuyuki, T
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 577 - 580
  • [39] Drain Conductance Oscillations in Poly-Si Junctionless Nanowire Thin-Film Transistors
    Kang, Tsung-Kuei
    Peng, Yen-Hao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 451 - 456
  • [40] Analysis of drain field and hot carrier stability of poly-Si thin film transistors
    Ayres, J.Richard
    Brotherton, Stan D.
    McCulloch, David J.
    Trainor, Michael J.
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1998, 37 (4 A): : 1801 - 1808