Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures

被引：0
|
作者：
Furuta, Mamoru [1 ]
Uraoka, Yukiharu [1 ]
Fuyuki, Takashi [2 ]
机构：
[1] TMDTCL, 1-9-2, Hatara, Fukaya, Saitama 366-0032, Japan
[2] Graduate School of Materials Sci., Nara Institute of Sci. and Technol., 8916-5, Takayama, Ikoma, Nara 630-0192, Japan
来源：
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers | 2003年 / 42卷 / 7 A期
关键词：
D O I：
10.1143/jjap.42.4257
中图分类号：
学科分类号：
摘要：
Thin film transistors
引用
收藏
页码：4257 / 4260
相关论文
共 50 条
  • [21] Hysteresis Characteristics in Low Temperature Poly-Si Thin Film Transistors
    Chung, Hoon-Ju
    Kim, Dae-Hwan
    Kim, Byeong-Koo
    JOURNAL OF INFORMATION DISPLAY, 2005, 6 (04) : 6 - 10
  • [22] Raised Source/Drain (RSD) and Vertical Lightly Doped Drain (LDD) Poly-Si Thin-Film Transistor
    Chien, Feng-Tso
    Ye, Jing
    Yen, Wei-Cheng
    Chen, Chii-Wen
    Lin, Cheng-Li
    Tsai, Yao-Tsung
    MEMBRANES, 2021, 11 (02) : 1 - 11
  • [23] Analysis of hot carrier effect in low-temperature poly-Si thin-film transistors towards high reliability
    Fuyuki, T
    Uraoka, Y
    POLYCRYSTALLINE SEMICONDUCTORS IV MATERIALS, TECHNOLOGIES AND LARGE AREA ELECTRONICS, 2001, 80-81 : 349 - 359
  • [24] Dynamic negative bias temperature instability in low-temperature poly-Si thin-film transistors
    Chen, Chih-Yang
    Wang, Tong-Yi
    Ma, Ming-Wen
    Chen, Wei-Cheng
    Lin, Hsiao-Yi
    Yeh, Kuan-Lin
    Wang, Shen-De
    Lei, Tan-Fu
    AD'07: Proceedings of Asia Display 2007, Vols 1 and 2, 2007, : 1233 - 1237
  • [25] Reliability analysis of low temperature poly-Si thin film transistors by high spatial resolution thermography
    1600, IEEE EDS; IEEE EDS Kansai Chapter; IEICE SDM; Kyoto University (Institute of Electrical and Electronics Engineers Inc., United States):
  • [26] A High-Gain Inverter With Low-Temperature Poly-Si Oxide Thin-Film Transistors
    Kim, Hyunho
    Jeong, Duk Young
    Lee, Suhui
    Jang, Jin
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (03) : 411 - 414
  • [27] Effects of Channel Type and Doping on Hysteresis in Low-Temperature Poly-Si Thin-Film Transistors
    Lee, Jaeseob
    Choi, Byoungdeog
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) : 986 - 994
  • [28] STRUCTURAL DIMENSION EFFECTS OF PLASMA HYDROGENATION ON LOW-TEMPERATURE POLY-SI THIN-FILM TRANSISTORS
    KIM, YS
    CHOI, KY
    LEE, SK
    MIN, BH
    HAN, MK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (1B): : 649 - 653
  • [29] A Novel Design of Quasi-Lightly Doped Drain Poly-Si Thin-Film Transistors for Suppression of Kink and Gate-Induced Drain Leakage Current
    Park, Jae Hyo
    Seok, Ki Hwan
    Kim, Hyung Yoon
    Chae, Hee Jae
    Lee, Sol Kyu
    Joo, Seung Ki
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (04) : 351 - 353
  • [30] Effects of F+ implantation on the characteristics of poly-Si films and low-temperature n-ch poly-Si thin-film transistors
    Park, Jin Won
    Ahn, Byung Tae
    Lee, Kwyro
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (03): : 1436 - 1441
12345