Scaling limit of silicon nitride gate dielectric for future CMOS technologies

被引：0
|
作者：
机构：
[1] Yeo, Yee Chia
[2] Lu, Qiang
[3] Lee, Wen-Chin
[4] King, Tsu-Jae
[5] Hu, Chenming
来源：
Yeo, Yee Chia | 2000年 / IEEE, Piscataway, NJ, United States卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Organic FETs with HWCVD silicon nitride as a passivation layer and gate dielectric
    Tiwari, S. P.
    Sninivas, P.
    Shriram, S.
    Kale, Nitin S.
    Mhaisalkar, S. G.
    Rao, V. Ramgopal
    THIN SOLID FILMS, 2008, 516 (05) : 770 - 772
  • [22] Circuit techniques for gate and subthreshold leakage minimization in future CMOS technologies
    Rao, RM
    Burns, JL
    Brown, RB
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 313 - 316
  • [23] Multiple Gate Field-Effect Transistors for Future CMOS Technologies
    Subramanian, Vaidyanathan
    IETE TECHNICAL REVIEW, 2010, 27 (06) : 446 - 454
  • [24] Sputtering preparation of silicon nitride thin films for gate dielectric applications
    Pereira, L
    Aguas, H
    Igreja, R
    Martins, RMS
    Nedev, N
    Raniero, L
    Fortunato, E
    Martins, R
    ADVANCED MATERIALS FORUM II, 2004, 455-456 : 69 - 72
  • [25] Gate-All-Around Silicon Nanowire Devices: Are these the Future of CMOS?
    Lo, G. Q.
    Singh, N.
    Rustagi, S. C.
    Buddharaju, K. D.
    Balasubramanian, N.
    Kwong, D. L.
    SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 729 - 729
  • [26] Reliability of silicon nitride gate dielectric in vertical thin-film transistors
    Moradi, M.
    Striakhilev, D.
    Chan, I.
    Nathan, A.
    Cho, N. I.
    Nam, H. G.
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY 2007, 2007, 989 : 185 - +
  • [27] Gate dielectric properties of silicon nitride films formed by jet vapor deposition
    Ma, TP
    APPLIED SURFACE SCIENCE, 1997, 117 : 259 - 267
  • [28] Stability of nc-Si:H TFTs with silicon nitride gate dielectric
    Lee, Czang-Ho
    Striakhilev, Denis
    Nathan, Arokia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 45 - 51
  • [29] CMOS design near the limit of scaling
    Taur, Y
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) : 213 - 222
  • [30] Gate dielectric integrity along the road map of CMOS scaling including multi-gate FET, TiN metal gate, and HfSiON high-k gate dielectric
    Pompl, T.
    Mogul, H. C.
    Kerber, M.
    Haase, G.
    Ogawa, E.
    McPherson, J. W.
    Xiong, W.
    Schulz, T.
    Schruefer, K.
    Cleavelin, R.
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 655 - +
12345