Eavesdropping Attack Detection Using Machine Learning in Network-on-Chip Architectures

被引：0
|
作者：
Sudusinghe, Chamika [1 ]
Charles, Subodha [2 ]
Ahangama, Sapumal [1 ]
Mishra, Prabhat [3 ]
机构：
[1] University of Moratuwa, Department of Computer Science and Engineering, Moratuwa,10400, Sri Lanka
[2] University of Moratuwa, Department of Electronics and Telecommunication Engineering, Moratuwa,10400, Sri Lanka
[3] University of Florida, Department of Computer and Information Science and Engineering, Gainesville,FL,32611, United States
来源：
IEEE Design and Test | 2022年 / 39卷 / 06期
关键词：
12;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：28 / 38
相关论文
共 50 条
  • [41] PreNoc: Neural Network based Predictive Routing for Network-on-Chip Architectures
    Kinsy, Michel A.
    Khadka, Shreeya
    Isakov, Mihailo
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 65 - 70
  • [42] Exploration of Network Interface Architectures for a Real-Time Network-on-Chip
    Schoeberl, Martin
    2024 IEEE 27TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING, ISORC 2024, 2024,
  • [43] Complex Network-Enabled Robust Wireless Network-on-Chip Architectures
    Wettin, Paul
    Vidapalapati, Anuroop
    Ganguly, Amlan
    Pande, Partha Pratim
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2013, 9 (03)
  • [44] An embedded Java']Java Virtual Machine using network-on-chip design
    Mathias, Graham
    Kent, Kenneth B.
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 149 - +
  • [45] A technique for low energy mapping and routing in network-on-chip architectures
    Srinivasan, K
    Chatha, KS
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 387 - 392
  • [46] Adaptive Virtual Channel Partitioning for Network-on-Chip in Heterogeneous Architectures
    Lee, Jaekyu
    Li, Si
    Kim, Hyesoon
    Yalamanchili, Sudhakar
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (04)
  • [47] A survey on energy-efficient methodologies and architectures of network-on-chip
    Abbas, Assad
    Ali, Mazhar
    Fayyaz, Ahmad
    Ghosh, Ankan
    Lra, Anshul Ka
    Khan, Samee U.
    Khan, Muhammad Usman Shahid
    De Menezes, Thiago
    Pattanayak, Sayantica
    Sanyal, Alarka
    Usman, Saeeda
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (08) : 333 - 347
  • [48] Region-based routing algorithm for network-on-chip Architectures
    Schoenwald, Timo
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    2007 NORCHIP, 2007, : 77 - 80
  • [49] A High-performance Network-on-Chip Topology for Neuromorphic Architectures
    Akbari, Nasrin
    Modarressi, Mehdi
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE) AND IEEE/IFIP INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC), VOL 2, 2017, : 9 - 16
  • [50] Linear programming based techniques for synthesis of network-on-chip architectures
    Srinivasan, K
    Chatha, KS
    Konjevod, G
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 422 - 429
12345