共 50 条
- [21] A power and performance model for network-on-chip architectures DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1250 - 1255
- [23] DoS Attack Detection using Machine Learning and Neural Network 2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
- [24] Multi Network Interface Architectures for Fault Tolerant Network-on-Chip ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 145 - +
- [25] An extended diagonal mesh topology for network-on-chip architectures International Journal of Multimedia and Ubiquitous Engineering, 2015, 10 (10): : 197 - 210
- [26] Machine Learning Enabled Power-Aware Network-on-Chip Design PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1354 - 1359
- [28] Exploring fault-tolerant Network-on-Chip architectures DSN 2006 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2006, : 93 - 102
- [29] Secure Network-on-Chip Architectures for MPSoC: Overview and Challenges 2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 542 - 543