A system-on-chip bus architecture for hardware Trojan protection in security chips

被引：0
|
作者：
Liu, Changlong [1 ]
Zhao, Yiqiang [1 ]
Shi, Yafeng [1 ]
Gao, Xingbo [1 ]
机构：
[1] School of Electronic Information Engineering, Tianjin University, Tianjin, 300072, China
来源：
2011 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2011 | 2011年
关键词：
Engineering Village;
D O I：
6117727
中图分类号：
学科分类号：
摘要：
Bus architecture - Malicious circuits - Random number generators - Security chips - Side channel signals analysis
引用
收藏
相关论文
共 50 条
  • [21] A new multi-channel on-chip-bus architecture for system-on-chips
    Lee, S
    Lee, C
    Lee, HJ
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 305 - 308
  • [22] Test bus assignment, sizing, and partitioning for system-on-chip
    Harmanani, Haidar M.
    Sawan, Rachel
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2007, 32 (03): : 164 - 175
  • [23] System-on-chip communication architecture: dynamic parallel fraction control bus design and test methodologies
    Wang, N.
    Bayoumi, M. A.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (01): : 1 - 8
  • [24] Overview of bus-based System-on-Chip interconnections
    Salminen, E
    Lahtinen, V
    Kuusilinna, K
    Hämäläinen, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 372 - 375
  • [25] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, W
    Kean, T
    Derbyshire, A
    Gause, J
    McKeever, S
    Mencer, O
    Yeow, A
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 125 - 129
  • [26] Hardware/Software Partitioning of Embedded System-on-Chip Applications
    Tang, Jia Wei
    Hau, Yuan Wen
    Marsono, M. N.
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 331 - 336
  • [27] An embedded DRAM macro architecture for system-on-chip
    Sunaga, T
    Hosokawa, K
    Watanabe, S
    Mori, M
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 131 - 134
  • [28] Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA
    Borgio, Simone
    Bosisio, Davide
    Ferrandi, Fabrizio
    Monchiero, Matteo
    Santambrogio, Marco D.
    Sciuto, Donatella
    Tumeo, Antonino
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 107 - +
  • [29] Formal modelling of synchronous hardware components for System-on-Chip
    Westerlund, Tomi
    Plosila, Juha
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 116 - 119
  • [30] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, Wayne
    Kean, Tom
    Derbyshire, Arran
    Gause, Jörn
    McKeever, Steve
    Mencer, Oskar
    Yeow, Allen
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 125 - 129
12345