A system-on-chip bus architecture for hardware Trojan protection in security chips

被引：0
|
作者：
Liu, Changlong [1 ]
Zhao, Yiqiang [1 ]
Shi, Yafeng [1 ]
Gao, Xingbo [1 ]
机构：
[1] School of Electronic Information Engineering, Tianjin University, Tianjin, 300072, China
来源：
2011 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2011 | 2011年
关键词：
Engineering Village;
D O I：
6117727
中图分类号：
学科分类号：
摘要：
Bus architecture - Malicious circuits - Random number generators - Security chips - Side channel signals analysis
引用
收藏
相关论文
共 50 条
  • [1] A System-On-Chip Bus Architecture for Hardware Trojan Protection in Security Chips
    Liu Changlong
    Zhao Yiqiang
    Shi Yafeng
    Gao Xingbo
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [2] A TROJAN-RESISTANT SYSTEM-ON-CHIP BUS ARCHITECTURE
    Kim, Lok-Won
    Villasenor, John D.
    Koc, Cetin K.
    MILCOM 2009 - 2009 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-4, 2009, : 2452 - +
  • [3] A System-On-Chip Bus Architecture for Thwarting Integrated Circuit Trojan Horses
    Kim, Lok-Won
    Villasenor, John D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1921 - 1926
  • [4] System-on-Chip Security Architecture and CAD Framework for Hardware Patch
    Nath, Atul Prasad Deb
    Ray, Sandip
    Basak, Abhishek
    Bhunia, Swarup
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 733 - 738
  • [5] An efficient bus architecture for system-on-chip design
    Cordan, B
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 623 - 626
  • [6] Efficient bus architecture for system-on-chip design
    Cordan, Bill
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
  • [7] Architecture of the reconfigurable ultrasonic system-on-chip hardware platform
    Gilliland, Spenser
    Govindan, Pramod
    Saniie, Jafar
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 301 - 308
  • [8] System-on-Chip Platform Security Assurance: Architecture and Validation
    Ray, Sandip
    Peeters, Eric
    Tehranipoor, Mark M.
    Bhunia, Swarup
    PROCEEDINGS OF THE IEEE, 2018, 106 (01) : 21 - 37
  • [9] Multicore chips challenge system-on-chip designers
    Lipmann, J
    EDN, 1998, 43 (13) : 56 - +
  • [10] Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs
    Akselrod, Dimitry
    Ashkenazi, Asaf
    Amon, Yossi
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1365 - +
12345