Device performance improvement based on transient enhanced diffusion suppression in the deep sub-quarter micron scale

被引：0
|
作者：
Kim, Hyun-Sik [1 ]
Ahn, Jong-Hyon [1 ]
Lee, Duk-Min [1 ]
Yoo, Kwang-Dong [1 ]
Lee, Soo-Cheol [1 ]
Suh, Kwang-Pyuk [1 ]
机构：
[1] CPU Technology Team, Samsung Electronics Co., Ltd., San-24, Kiheung-eup, Yongin-city, Kyungki-do, Korea, Republic of
来源：
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers | 2000年 / 39卷 / 5 B期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2172 / 2176
相关论文
共 28 条
  • [21] A novel pad conditioning disk design of tungsten Chemical Mechanical Polishing process for deep sub-micron device yield improvement
    Wang, TC
    Hsieh, TE
    Wang, YL
    Liu, CW
    Lo, KY
    Wang, JK
    Lee, W
    2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 363 - 366
  • [22] AN ENHANCED VOLUME OF FLUID BASED NUMERICAL MODELLING APPROACH FOR SUB-MICRON SCALE BOILING HEAT TRANSFER
    Chakraborty, Bhaskar
    Casciola, Carlo Massimo
    Gallo, Mirko
    Miche, Nicolas
    Marengo, Marco
    Georgoulas, Anastasios
    De Coninck, Joel
    PROCEEDINGS OF ASME 2024 7TH INTERNATIONAL CONFERENCE ON MICRO/NANOSCALE HEAT AND MASS TRANSFER, MNHMT 2024, 2024,
  • [23] Hot carrier reliability improvement by utilizing phosphorus transient enhanced diffusion for input/output devices of deep submicron CMOS technology
    Wang, HCH
    Diaz, CH
    Liew, BK
    Sun, JYC
    Wang, TH
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (12) : 598 - 600
  • [24] Optimization of post N2 treatment & USG cap layer to improve tungsten peeling defects for deep sub-micron device yield improvement
    Cheng, YL
    Wang, YL
    Wu, SA
    Wang, HL
    Wang, JK
    ISSM 2000: NINTH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, PROCEEDINGS, 2000, : 438 - 441
  • [25] Channel profile control based on transient-enhanced-diffusion suppression by RTA for 0.18 mu m single gate CMOS
    Furukawa, A
    Teramoto, A
    Shimizu, S
    Abe, Y
    Tokuda, Y
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 87 - 88
  • [26] High performance 0.2μm dual gate complementary MOS technologies by suppression of transient-enhanced-diffusion using rapid thermal annealing
    Nishida, Y
    Sayama, H
    Shimizu, S
    Kuroi, T
    Furukawa, A
    Teramoto, A
    Uchida, T
    Inoue, Y
    Nishimura, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (3B): : 1054 - 1058
  • [27] Enhanced device performance of GaInN-based deep green light emitting diodes with V-defect-free active region
    Detchprohm, T.
    Zhu, M.
    Zhao, W.
    Wang, Y.
    Li, Y.
    Xia, Y.
    Wetzel, C.
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 6, SUPPL 2, 2009, 6 : S840 - S843
  • [28] Improvement of GaN-Based Device Performance by Plasma-Enhanced Chemical Vapor Deposition (PECVD) Directly Preparing h-BN with Excellent Thermal Management Characteristics
    Peng, Yi
    Liu, Lingyun
    Xu, Qingfeng
    Luo, Yuqiang
    Bai, Jianzhi
    Xie, Xifeng
    Wei, Huanbing
    Wei, Wenwang
    Xiao, Kai
    Sun, Wenhong
    MOLECULES, 2025, 30 (06):
123