A novel low-energy CNFET-based full adder cell using pass-transistor logic

被引：0
|
作者：
Mehrabani, Yavar Safaei [1 ]
Mirzaee, Reza Faghih [2 ]
Eshghi, Mohammad [3 ]
机构：
[1] Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran
[2] Department of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran
[3] Faculty of Electrical and Computer Engineering, Shahid Beheshti University, G.C., Tehran, Iran
来源：
International Journal of High Performance Systems Architecture | 2015年 / 5卷 / 04期
关键词：
Compendex;
D O I：
10.1504/IJHPSA.2015.072846
中图分类号：
学科分类号：
摘要：
Carbon nanotube field effect transistors
引用
收藏
页码：193 / 201
相关论文
共 50 条
  • [31] Reversed Signal Propagation BDD Based Low-Power Pass-Transistor Logic Synthesis
    Bhuvaneswari, Thangavel
    Prasad, Vishnuvajjula Charan
    Singh, Ajay Kumar
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 8 : S66 - S71
  • [32] Single Bit Hybrid Full Adder Cell by Gate Diffusion Input and Pass Transistor Logic Technique
    Goyal, Rishab
    Sharma, Sanjeev
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL TECHNOLOGY FOR GREEN ENERGY (ICAETGT), 2017, : 37 - 42
  • [33] Two Novel Current-Mode CNFET-Based Full Adders Using ULPD as Voltage Regulator
    Uoosefian, Hamidreza
    Navi, Keivan
    Mirzaee, Reza Faghih
    Hosseinzadeh, Mehdi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (06)
  • [34] Low-power circuit implementation for partial-product addition using pass-transistor logic
    Law, CF
    Rofail, SS
    Yeo, KS
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (03): : 124 - 129
  • [35] Design Of Low Voltage Flip-flop Based On Complementary Pass-Transistor Adiabatic Logic Circuit
    Bhutada, Dhirajkumar S.
    2016 WORLD CONFERENCE ON FUTURISTIC TRENDS IN RESEARCH AND INNOVATION FOR SOCIAL WELFARE (STARTUP CONCLAVE), 2016,
  • [36] A novel low power energy recovery full adder cell
    Shalem, R
    John, E
    John, LK
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 380 - 383
  • [37] CNFET-based designs of Ternary Half-Adder using a novel "decoder-less" ternary multiplexer based on unary operators
    Jaber, Ramzi A.
    El-Hajj, Ahmad M.
    Kassem, Abdallah
    Nimri, Lina A.
    Haidar, Ali M.
    MICROELECTRONICS JOURNAL, 2020, 96
  • [38] CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications
    Sundar, S. Sriram
    Mahendran, G.
    INTEGRATION-THE VLSI JOURNAL, 2024, 95
  • [39] Design of a low power 7-bit serial counter with Energy Economized Pass-transistor Logic (EEPL)
    Kang, MSG
    Kim, S
    Joe, E
    Kang, B
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 1033 - 1036
  • [40] A novel hybrid pass logic with static CMOS output drive full-adder cell
    Zhang, MY
    Gu, JM
    Chang, CH
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 317 - 320
12345